



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	51
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f302ret6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin n	umbe	r						
LQFP64	LQFP100	WLCSP100	LQFP144	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
45	71	D1	104	PA12	I/O	FT	-	TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS, COMP2_OUT, CAN_TX, TIM4_CH2, TIM1_ETR, EVENTOUT	USB_DP
46	72	E3	105	PA13	I/O	FT	-	SWDIO-JTMS, TIM16_CH1N, TSC_G4_IO3, IR-OUT, USART3_CTS, TIM4_CH3, EVENTOUT	-
-	-	-	106	PH2	I/O	FT	(1)	EVENTOUT	-
47	74	A1, A2, B1	107	VSS	s	-	-	-	-
48	75	D2	108	VDD	S	-	-	-	-
49	76	C2	109	PA14	I/O	FTf	-	SWCLK-JTCK, TSC_G4_IO4, I2C1_SDA, TIM1_BKIN, USART2_TX, EVENTOUT	-
50	77	B2	110	PA15	I/O	FTf	-	JTDI, TIM2_CH1/TIM2_ETR, TSC_SYNC, I2C1_SCL, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_RX, TIM1_BKIN, EVENTOUT	-
51	78	E4	111	PC10	I/O	FT	-	EVENTOUT, UART4_TX, SPI3_SCK/I2S3_CK, USART3_TX	-
52	79	D3	112	PC11	I/O	FT	-	EVENTOUT, UART4_RX, SPI3_MISO/I2S3ext_SD, USART3_RX	-
53	80	A3	113	PC12	I/O	FT	-	EVENTOUT, UART5_TX, SPI3_MOSI/I2S3_SD, USART3_CK	-
-	81	B3	114	PD0	I/O	FT	(1)	EVENTOUT, CAN_RX, FMC_D2	-

Table 13. STM32F302xD/E pin definitions (continued)



5 Memory mapping



Figure 9. STM32F302xD/E memory map



DocID026900 Rev 4

6.1.6 Power supply scheme



Figure 12. Power supply scheme

1. Dotted lines represent the internal connections on low pin count packages, joining the dedicated supply pins.

Caution: Each power supply pair (V_{DD}/V_{SS}, V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit	
V	PVD threshold 6	Rising edge	2.66	2.78	2.9		
VPVD6		Falling edge	2.56	2.68	2.8	V	
V _{PVD7}	PVD threshold 7	Rising edge	2.76	2.88	3	v	
		Falling edge	2.66	2.78	2.9		
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV	
IDD(PVD)	PVD current consumption	-	-	0.15	0.26	μA	

 Table 22. Programmable voltage detector characteristics (continued)

1. Data based on characterization results only, not tested in production.

2. Guaranteed by design, not tested in production.

6.3.4 Embedded reference voltage

The parameters given in *Table 23* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 19*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V	Internal reference voltage	-40 °C < T_A < +105 °C	1.16	1.2	1.25	V		
V REFINT	Internal reference voltage	–40 °C < T _A < +85 °C	1.16	1.2	1.24 ⁽¹⁾	V		
T _{S_vrefint}	ADC sampling time when reading the internal reference voltage	-	2.2	-	-	μs		
V _{RERINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V ±10 mV	-	-	10 ⁽²⁾	mV		
T _{Coeff}	Temperature coefficient	-	-	-	100 ⁽²⁾	ppm/°C		

Table 23. Embedded internal reference voltage

1. Data based on characterization results, not tested in production.

2. Guaranteed by design, not tested in production.

Calibration value name	Description	Memory address
V _{REFINT_CAL}	Raw data acquired at temperature of 30 °C V _{DDA} = 3.3 V	0x1FFF F7BA - 0x1FFF F7BB

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

DocID026900 Rev 4



6.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.15*. However, the recommended clock input waveform is shown in *Figure 15*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾		1	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		$0.7V_{DD}$	-	V _{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage	-	V_{SS}	-	$0.3V_{\text{DD}}$	v
t _{w(HSEH)} t _{w(HSEL)}	OSC_IN high or low time ⁽¹⁾		15	-	-	ne
t _{r(HSE)} t _{f(HSE)}	OSC_IN rise or fall time ⁽¹⁾		-	-	20	115

Table 36. Higi	h-speed external	user clock	characteristics
----------------	------------------	------------	-----------------

1. Guaranteed by design, not tested in production.



Figure 15. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in *Section 6.3.15*. However, the recommended clock input waveform is shown in *Figure 16*.





Figure 19. HSI oscillator accuracy characterization results for soldered parts

Low-speed internal (LSI) RC oscillator

Table 41. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DD(LSI)} ⁽²⁾	LSI oscillator power consumption	_	0.75	1.2	μÂ

1. V_{DDA} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

6.3.9 PLL characteristics

The parameters given in *Table 42* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 19*.

Symbol	Poromotor		Unit		
Symbol	Farameter	Min	Тур	Max	Omit
f	PLL input clock ⁽¹⁾	1 ⁽²⁾	-	24 ⁽²⁾	MHz
^I PLL_IN	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	72	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

Table 42. PLL characteristics

1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

2. Guaranteed by design, not tested in production.

DocID026900 Rev 4



Symbol	Parameter	Min	Мах	Unit
t _{w(NE)}	FMC_NE low time	8THCLK+1	8THCLK+2	
t _{w(NWE)}	FMC_NWE low time	6THCLK-1	6THCLK+2	
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5THCLK-0.5	-	ns
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4THCLK+2	-	

Table 48. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings⁽¹⁾

1. Based on characterization, not tested in production.

Table 49. Asynchronous multiplexed PSRAM/NOR read-NWAIT tip	mings ⁽¹⁾
---	----------------------

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8THCLK+2	8THCLK+2	
t _{w(NOE)}	FMC_NWE low time	6THCLK-1	6THCLK+1.5	
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	4THCLK+6	-	ns
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4THCLK-4	-	

1. Based on characterization, not tested in production.





Figure 24. Synchronous multiplexed NOR/PSRAM read timings

Table 53.	Synchronous	multiplexed	NOR/PSRAM	read timings ⁽¹⁾
14010 001	oynom onouo	manupioxoa		roud uningo

Symbol	Parameter	Min	Мах	Unit
t _{w(CLK)}	FMC_CLK period	2THCLK	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	5	
t _{d(CLKH_NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	THCLK+1	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	7	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	2.5	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3	ns
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	0	-	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	6	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	THCLK+1	-	
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	2	



Symbol	Parameter	Min	Мах	Unit
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{su(ADV-CLKH)}	FMC_A/D[15:0] valid data before FMC_CLK high	4	-	
t _{h(CLKH-ADV)}	FMC_A/D[15:0] valid data after FMC_CLK high	6	-	ns
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	3	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	4	-	

 Table 53. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾ (continued)

1. Based on characterization, not tested in production.







Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period, VDD range= 2.7 to 3.6 V	2THCLK-1	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	5.5	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	THCLK+1	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	7	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	2	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	0	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	0	-	
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	5.5	ns
t _{d(CLKH-NWEH)}	FMC_CLK high to FMC_NWE high	THCLK+1	-	
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	7.5	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	8	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	6	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	THCLK+1	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	3	-	
t _{h(CLKH-NWAIT})	FMC_NWAIT valid after FMC_CLK high	5	-	

Table 54. Synchronous multiplexed PSRAM write timings^{(1) (2)}

1. Based on characterization, not tested in production.

2. C_L = 30 pF.



Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
£	120 alaak fraguanay	Master data: 32 bits	-	64xFs	MHz
ICK	125 Clock frequency	Slave data: 32 bits	-	64xFs	-
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	20	
t _{h(WS)}	WS hold time	Master mode	2	-	
t _{su(WS)}	WS setup time	Slave mode	0	-	
t _{h(WS)}	WS hold time	Slave mode	4	-	
t _{su(SD_MR)}	Data input actur timo	Master receiver	1	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	1	-	
t _{h(SD_MR)}	Data input hold time	Master receiver	8	-	
t _{h(SD_SR)}		Slave receiver	2.5	-	ns
t _{v(SD_ST)}	Data output valid timo	Slave transmitter (after enable edge)	-	50	
t _{v(SD_MT)}		Master transmitter (after enable edge)	-	22	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	8	-	
t _{h(SD_MT)}		Master transmitter (after enable edge)	1	-	

Table 75. I²S characteristics⁽¹⁾

1. Data based on characterization results, not tested in production.

2. 256xFs maximum is 36 MHz (APB1 Maximum frequency)

Note: Refer to the l^2S section in RM0365 Reference Manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} , DCK values reflect only the digital peripheral behavior, source clock precision might slightly change the values DCK depends mainly on ODD bit value. Digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD) and Fs max supported for each mode/condition.





Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
+ (1)	Sampling time	f _{ADC} = 72 MHz	0.021	-	8.35	μs
'S'		-	1.5	-	601.5	1/f _{ADC}
T _{ADCVREG} _STUP ⁽¹⁾	ADC Voltage Regulator Start-up time	-	-	-	10	μs
t _{conv} (1)	Total conversion time	f _{ADC} = 72 MHz Resolution = 12 bits	0.19	-	8.52	μs
	(including sampling time)	Resolution = 12 bits	14 to 614 (t _S for sampling + 12.5 for successive approximation)		ling + 12.5 mation)	1/f _{ADC}
CMIR	Common Mode Input signal range	ADC differential mode	(V _{SSA} + V _{REF} +)/2 - 0.18	(V _{SSA} + V _{REF} +)/2	(V _{SSA} + V _{REF} +)/2 + 0.18	V

Table 79. ADC characteristics (continued)

1. Data guaranteed by design, not tested in Production.

 V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pinout and pin description for further details.



Figure 48. ADC typical current consumption on VDDA pin



Symbol	Parameter	Test condition	IS	Тур	Max ⁽³⁾	Unit
ET Total unad	Total upadiustad arrar	F	Fast channel	±2.5	±5	
	Total unadjusted error		Slow channel	±3.5	±5	
FO	Offeet error		Fast channel	±1	±2.5	
EO Oliset e	Oliset error		Slow channel	±1.5	±2.5	
FC	EG Gain error	Sampling Freq \leq 1MSPS	Fast channel	±2	±3	
EG		Califerror $2.4 V \le V_{DDA} = V_{REF+} \le 3.6 V$ Differential linearity errorSingle-ended mode	Slow channel	±3	±4	LOD
ED	Differential linearity error		Fast channel	±0.7	±2	
ED			Slow channel	±0.7	±2	
EL	Integral linearity arror		Fast channel	±1	±3	
	integral inteality end		Slow channel	±1.2	±3	

Table 85. ADC accuracy at 1MSPS⁽¹⁾⁽²⁾

1. ADC DC accuracy values are measured after internal calibration.

 ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for IINJ(PIN) and ∑IINJ(PIN) in Section 6.3.15: I/O port characteristics does not affect the ADC accuracy.

3. Data based on characterization results, not tested in production.









Figure 55. Recommended footprint for the LQFP144 package

- 1. Drawing is not to scale.
- 2. Dimensions are expressed in millimeters.



Device marking for LQFP144

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

150/168



7.4 LQFP100 package information

LQFP100 is a 100-pin, 14 x 14 mm low-profile quad flat package.



Figure 60. LQFP100 package outline

^{1.} Drawing is not to scale.

Table 95. LQPF100 package	mechanical data
---------------------------	-----------------

Symbol		millimeters			inches ⁽¹⁾	
	Min	Тур	Мах	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378



7.5 WLCSP100 package information

WLCSP100 is a 100-ball, 4.775 x 5.041 mm, 0.4 mm pitch wafer level chip scale package.





1. Drawing is not to scale.



Dimension	Recommended values		
Pitch	0.4 mm		
Dpad	0.225 mm		
Dsm	0.290 mm		
Stencil thickness	0.1 mm		

 Table 97. WLCSP100 recommended PCB design rules (0.4 mm pitch)

Device marking for WLCSP100

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.



Figure 65. WLCSP100 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



7.6 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.





1. Drawing is not to scale.

Table 98	. LQFP64	package	mechanical	data
----------	----------	---------	------------	------

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-



Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Мах	Min	Тур	Мах
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
CCC	-	-	0.080	-	-	0.0031

Table 98. LQFP64 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.

