
E·XF Renesas Electronics America Inc - <u>UPD78F0501AFC-AA3-A Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	23
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-VFLGA
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0501afc-aa3-a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

How to Use This Manual

Readers This manual is intended for user engineers who wish to understand the functions of the 78K0/Kx2 microcontrollers and design and develop application systems and programs for these devices. The target products are as follows.

	Conventional-specification Products	Expanded-specification Products
78K0/KB2	μPD78F0500, 78F0501, 78F0502, 78F0503,	μPD78F0500A, 78F0501A, 78F0502A,
	78F0503D, 78F0500(A), 78F0501(A), 78F0502(A),	78F0503A, 78F0503DA, 78F0500A(A),
	78F0503(A), 78F0500(A2), 78F0501(A2),	78F0501A(A), 78F0502A(A), 78F0503A(A),
	78F0502(A2), 78F0503(A2)	78F0500A(A2), 78F0501A(A2), 78F0502A(A2),
		78F0503A(A2)
78K0/KC2	μPD78F0511, 78F0512, 78F0513, 78F0514,	μPD78F0511A, 78F0512A, 78F0513A,
	78F0515, 78F0513D, 78F0515D, 78F0511(A),	78F0514A, 78F0515A, 78F0513DA, 78F0515DA,
	78F0512(A), 78F0513(A), 78F0514(A),	78F0511A(A), 78F0512A(A), 78F0513A(A),
	78F0515(A), 78F0511(A2), 78F0512(A2),	78F0514A(A), 78F0515A(A), 78F0511A(A2),
	78F0513(A2), 78F0514(A2), 78F0515(A2)	78F0512A(A2), 78F0513A(A2), 78F0514A(A2),
		78F0515A(A2)
78K0/KD2	μPD78F0521, 78F0522, 78F0523, 78F0524,	μPD78F0521A, 78F0522A, 78F0523A,
	78F0525, 78F0526, 78F0527, 78F0527D,	78F0524A, 78F0525A, 78F0526A, 78F0527A,
	78F0521(A), 78F0522(A), 78F0523(A),	78F0527DA, 78F0521A(A), 78F0522A(A),
	78F0524(A), 78F0525(A), 78F0526(A),	78F0523A(A), 78F0524A(A), 78F0525A(A),
	78F0527(A), 78F0521(A2), 78F0522(A2),	78F0526A(A), 78F0527A(A), 78F0521A(A2),
	78F0523(A2), 78F0524(A2), 78F0525(A2),	78F0522A(A2), 78F0523A(A2), 78F0524A(A2),
	78F0526(A2), 78F0527(A2)	78F0525A(A2), 78F0526A(A2), 78F0527A(A2)
78K0/KE2	μPD78F0531, 78F0532, 78F0533, 78F0534,	μPD78F0531A, 78F0532A, 78F0533A,
	78F0535, 78F0536, 78F0537, 78F0537D,	78F0534A, 78F0535A, 78F0536A, 78F0537A,
	78F0531(A), 78F0532(A), 78F0533(A),	78F0537DA, 78F0531A(A), 78F0532A(A),
	78F0534(A), 78F0535(A), 78F0536(A),	78F0533A(A), 78F0534A(A), 78F0535A(A),
	78F0537(A), 78F0531(A2), 78F0532(A2),	78F0536A(A), 78F0537A(A), 78F0531A(A2),
	78F0533(A2), 78F0534(A2), 78F0535(A2),	78F0532A(A2), 78F0533A(A2), 78F0534A(A2),
	78F0536(A2), 78F0537(A2)	78F0535A(A2), 78F0536A(A2), 78F0537A(A2)
78K0/KF2	μPD78F0544, 78F0545, 78F0546, 78F0547,	μPD78F0544A, 78F0545A, 78F0546A,
	78F0547D, 78F0544(A), 78F0545(A),	78F0547A, 78F0547DA, 78F0544A(A),
	78F0546(A), 78F0547(A), 78F0544(A2),	78F0545A(A), 78F0546A(A), 78F0547A(A),
	78F0545(A2), 78F0546(A2), 78F0547(A2)	78F0544A(A2), 78F0545A(A2), 78F0546A(A2),
		78F0547A(A2)

СНАРТ	ER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01	
7.1	Functions of 16-Bit Timer/Event Counters 00 and 01	
	Configuration of 16-Bit Timer/Event Counters 00 and 01	
7.3	Registers Controlling 16-Bit Timer/Event Counters 00 and 01	
7.4	Operation of 16-Bit Timer/Event Counters 00 and 01	
	7.4.1 Interval timer operation	
	7.4.2 Square-wave output operation	
	7.4.3 External event counter operation	
	7.4.4 Operation in clear & start mode entered by TI00n pin valid edge input	
	7.4.5 Free-running timer operation	
	7.4.6 PPG output operation	321
	7.4.7 One-shot pulse output operation	
	7.4.8 Pulse width measurement operation	
7.5	Special Use of TM0n	
	7.5.1 Rewriting CR01n during TM0n operation	
	7.5.2 Setting LVS0n and LVR0n	
7.6	Cautions for 16-Bit Timer/Event Counters 00 and 01	
СПУП		0.45
CHAPI	ER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51	
	ER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51	
8.1		
8.1 8.2	Functions of 8-Bit Timer/Event Counters 50 and 51	
8.1 8.2 8.3	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51	
8.1 8.2 8.3	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51	
8.1 8.2 8.3	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51	
8.1 8.2 8.3	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer	
8.1 8.2 8.3	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter	345 345 348 354 354 356 357
8.1 8.2 8.3 8.4	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter 8.4.3 Square-wave output operation	345 345 348 354 354 354 356 357 358
8.1 8.2 8.3 8.4	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter 8.4.3 Square-wave output operation 8.4.4 PWM output operation 8.4.4 PWM output operation Cautions for 8-Bit Timer/Event Counters 50 and 51	345 345 348 354 354 354 356 357 358 362
8.1 8.2 8.3 8.4	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter 8.4.3 Square-wave output operation 8.4.4 PWM output operation	345 345 348 354 354 354 356 357 358 362
8.1 8.2 8.3 8.4 8.5 CHAPT	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter 8.4.3 Square-wave output operation 8.4.4 PWM output operation 8.4.4 PWM output operation 8.4.5 Description 20 and 51 Cautions for 8-Bit Timer/Event Counters 50 and 51	345 345 348 354 354 356 357 358 362 363
8.1 8.2 8.3 8.4 8.5 CHAP1 9.1	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter 8.4.3 Square-wave output operation 8.4.4 PWM output operation 8.4.4 PWM output operation Cautions for 8-Bit Timer/Event Counters 50 and 51 Cautions for 8-Bit Timer/Event Counters 50 and 51	345 345 348 354 354 354 356 357 358 362 363 363
8.1 8.2 8.3 8.4 8.5 CHAPT 9.1 9.2	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter 8.4.3 Square-wave output operation 8.4.4 PWM output operation 8.4.4 PWM output operation Cautions for 8-Bit Timer/Event Counters 50 and 51 ER 9 8-BIT TIMERS H0 AND H1 Functions of 8-Bit Timers H0 and H1	345 345 348 354 354 354 356 357 358 362 363 363 363
8.1 8.2 8.3 8.4 8.5 CHAPT 9.1 9.2 9.3	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter 8.4.3 Square-wave output operation 8.4.4 PWM output operation 8.4.4 PWM output operation Cautions for 8-Bit Timer/Event Counters 50 and 51 ER 9 8-BIT TIMERS H0 AND H1 Functions of 8-Bit Timers H0 and H1 Configuration of 8-Bit Timers H0 and H1	345 345 348 354 354 354 356 357 358 362 363 363 363 363 363
8.1 8.2 8.3 8.4 8.5 CHAPT 9.1 9.2 9.3	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter 8.4.3 Square-wave output operation 8.4.4 PWM output ope	345 345 348 354 354 354 356 357 358 362 363 363 363 363 363 363 363
8.1 8.2 8.3 8.4 8.5 CHAPT 9.1 9.2 9.3	Functions of 8-Bit Timer/Event Counters 50 and 51 Configuration of 8-Bit Timer/Event Counters 50 and 51 Registers Controlling 8-Bit Timer/Event Counters 50 and 51 Operations of 8-Bit Timer/Event Counters 50 and 51 8.4.1 Operation as interval timer 8.4.2 Operation as external event counter 8.4.3 Square-wave output operation 8.4.4 PWM output operation Cautions for 8-Bit Timer/Event Counters 50 and 51 FER 9 8-BIT TIMERS H0 AND H1 Functions of 8-Bit Timers H0 and H1 Configuration of 8-Bit Timers H0 and H1 Registers Controlling 8-Bit Timers H0 and H1 Operation of 8-Bit Timers H0 and H1	345 345 348 354 354 354 356 357 358 362 363 363 363 363 363 363 363 363 363



(2) Expanded-specification products (µPD78F05xxA and 78F05xxDA) (1/2)

<1> When internal high-speed oscillation clock is used

Library Name	Interrupt Response Time (µs (Max.))					
	Normal Model	of C Compiler	Static Model of C Cor	mpiler/Assembler		
	Entry RAM location is outside short direct addressing	Entry RAM location is in short direct addressing range				
	range		range			
Block blank check library	1100.9	431.9	1095.3	426.3		
Block erase library	1452.9	783.9	1447.3	778.3		
Word write library	1247.2	579.2	1239.2	571.2		
Block verify library	1125.9	455.9	1120.3	450.3		
Set information library	906.9	312.0	905.8	311.0		
EEPROM write library	1215.2	547.2	1213.9	545.9		

Remarks 1. The above interrupt response times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).

2. RSTS: Bit 7 of the internal oscillation mode register (RCM)

<2> When high-speed system clock is used (normal model of C compiler)

Library Name	Interrupt Response Time (µs (Max.))					
	RSTOP = 0), RSTS = 1	RSTOP = 1			
	Entry RAM location is outside short					
	direct addressing	addressing range	direct addressing	addressing range		
	range		range			
Block blank check library	179/fсри + 567	179/fcpu + 246	179/fcpu + 1708	179/fcpu + 569		
Block erase library	179/fcpu + 780	179/fcpu + 459	179/fcpu + 1921	179/fcpu + 782		
Word write library	333/fcpu + 763	333/fcpu + 443	333/fcpu + 1871	333/fcpu + 767		
Block verify library	179/fcpu + 580	179/fcpu + 259	179/fcpu + 1721	179/fcpu + 582		
Set information library	80/fcpu + 456	80/fcpu + 200	80/fcpu + 1598	80/fcpu + 459		
EEPROM write library ^{Note}	29/fcpu + 767	29/fcpu + 447	29/fcpu + 767	<u> 29/fcpu + 447</u>		
	333/fcpu + 696	333/fcpu + 376	333/fcpu + 1838	333/fcpu + 700		

Note The longer value of the EEPROM write library interrupt response time becomes the Max. value, depending on the value of fcPu.

Remarks 1. fcPU: CPU operation clock frequency

- 2. RSTOP: Bit 0 of the internal oscillation mode register (RCM)
- 3. RSTS: Bit 7 of the internal oscillation mode register (RCM)

An outline of the timer is shown below.

		16-Bit Timer/ Event Counters 00 and 01		8-Bit Timer/ Event Counters 50 and 51		8-Bit Timers H0 and H1		Watch Timer	Watchdog Timer
		TM00	TM01	TM50	TM51	TMH0	TMH1		
Function	Interval timer	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel	1 channel ^{Note 1}	_
	External event counter	1 channel	1 channel	1 channel	1 channel	_	_	_	-
	PPG output	1 output	1 output	-	-	-	-	-	-
	PWM output	-	-	1 output	1 output	1 output	1 output	-	-
	Pulse width measurement	2 inputs	2 inputs	-	_	_	_	-	-
	Square-wave output	1 output	1 output	1 output	1 output	1 output	1 output	-	-
	Carrier generator	-	-	-	-	-	1 output ^{Nore 2}	-	-
	Timer output	-	-	-	-	-	-	1 channel ^{Nore 1}	-
	Watchdog timer	_	-	_	_	_	-	-	1 channel
Interrupt s	source	2	2	1	1	1	1	1	-

- - 2. TM51 and TMH1 can be used in combination as a carrier generator mode.

	78K0/KB2	78K0/KC2	78K0/KD2	78K0	/KE2	78K0/KF2	
				Products whose flash memory is less than 32 KB	Products whose flash memory is at least 48 KB		
16-bit timer/event counter 00				N			
16-bit timer/event counter 01		-					
8-bit timer/event counter 50		\checkmark					
8-bit timer/event counter 51				N			
8-bit timer H0				\checkmark			
8-bit timer H1				\checkmark			
Watch timer	-			\checkmark			
Watchdog timer				N			

 $\sqrt{:}$ Mounted, -: Not mounted

Address	S Special Function Register (SFR) Name		Symbol	R/W	Manip	ulatable E	Bit Unit	After	к	Κ	К	К	к
			-,		1 Bit	8 Bits	16 Bits	Reset	в	С	D	Е	F
									2	2	2	2	2
FF00H	Port reg		P0	R/W	V	V	-	00H	V		√	V	V
FF01H	Port reg		P1	R/W	√	V	-	00H	V		√	V	V
FF02H	Port reg		P2	R/W	V	√	-	00H			√		V
FF03H	Port reg		P3	R/W	V	√	-	00H			√		
FF04H	Port reg		P4	R/W	V	√	-	00H	-			V	V
FF05H	Port reg		P5	R/W	√	V	-	00H	-	-	-	V	V
FF06H	Port reg		P6	R/W	V	√	-	00H			√		
FF07H	Port reg	ister 7	P7	R/W	V		-	00H	-		√		
FF08H	10-bit A	/D conversion result register	ADCR	R	-	-	\checkmark	0000H	V		1		
FF09H		8-bit A/D conversion result register	ADCRH	R	-		-	00H	V	\checkmark	V	V	V
FF0AH	Receive	buffer register 6	RXB6	R	-		-	FFH			\checkmark		
FF0BH	Transm	it buffer register 6	TXB6	R/W	-		-	FFH			\checkmark		
FF0CH	Port reg	ister 12	P12	R/W	\checkmark		-	00H			\checkmark		
FF0DH	Port reg	ister 13	P13	R/W	\checkmark		-	00H	-	Note	\checkmark		
FF0EH	Port reg	ister 14	P14	R/W	\checkmark		-	00H	-	Note	\checkmark		
FF0FH	Serial I/	O shift register 10	SIO10	R	-		-	00H			\checkmark		
FF10H	16-bit tir	mer counter 00	TM00	R	_	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
FF11H													
FF12H	16-bit tir	mer capture/compare register	CR000	R/W	_	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
FF13H	000												
FF14H	16-bit tir	mer capture/compare register	CR010	R/W	-	-	\checkmark	0000H	\checkmark	\checkmark	\checkmark		\checkmark
FF15H	i 010												
FF16H	8-bit timer counter 50		TM50	R	-	\checkmark	-	00H	\checkmark	\checkmark	\checkmark		\checkmark
FF17H	8-bit timer compare register 50		CR50	R/W	-	\checkmark	-	00H		\checkmark	\checkmark		
FF18H	8-bit tim	er H compare register 00	CMP00	R/W	-	\checkmark	-	00H		\checkmark	\checkmark		
FF19H	8-bit tim	er H compare register 10	CMP10	R/W	-	\checkmark	-	00H		\checkmark	\checkmark		
FF1AH	8-bit tim	er H compare register 01	CMP01	R/W	-		-	00H			\checkmark		
FF1BH	8-bit tim	er H compare register 11	CMP11	R/W	-		-	00H			\checkmark		
FF1FH	8-bit tim	er counter 51	TM51	R	-		-	00H			\checkmark		
FF20H	Port mo	de register 0	PM0	R/W	\checkmark		-	FFH			\checkmark		
FF21H	Port mo	de register 1	PM1	R/W	\checkmark		-	FFH		\checkmark			
FF22H		de register 2	PM2	R/W	\checkmark		-	FFH		\checkmark			
FF23H	Port mode register 3		PM3	R/W	\checkmark		-	FFH			\checkmark		
FF24H	Port mode register 4		PM4	R/W	\checkmark		-	FFH	-		\checkmark		
FF25H	Port mode register 5		PM5	R/W	\checkmark	\checkmark	-	FFH	_	_	-	\checkmark	\checkmark
FF26H	Port mo	de register 6	PM6	R/W	\checkmark		_	FFH	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
FF27H	Port mode register 7		PM7	R/W	\checkmark			FFH	_	\checkmark	\checkmark	\checkmark	\checkmark
FF28H	A/D con	verter mode register	ADM	R/W	\checkmark	\checkmark	_	00H		\checkmark	\checkmark	\checkmark	\checkmark
FF29H	Analog i register	input channel specification	ADS	R/W	\checkmark	\checkmark	-	00H	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
FF2CH	Port mo	de register 12	PM12	R/W	\checkmark		-	FFH		\checkmark	\checkmark		\checkmark
FF2EH	Port mo	de register 14	PM14	R/W	\checkmark		-	FFH	_	Note	\checkmark		\checkmark
FF2FH		t configuration register	ADPC	R/W	\checkmark		_	00H			\checkmark		

Table 3-8.	Special Function Register List (1/	5)
------------	------------------------------------	----

Note This register is incorporated only in 48-pin products.






Figure 5-14. Block Diagram of P33

- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR××: Write signal

Remark With products not provided with an EVDD or EVSS pin, replace EVDD with VDD, or replace EVSS with VSS.



(4) Internal oscillation mode register (RCM)

This register sets the operation mode of internal oscillator. RCM can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 80H^{Note 1}.

Figure 6-7. Format of Internal Oscillation Mode Register (RCM)

Address: FF	A0H After	reset: 80H ^{Note 1}	R/W ^{Note 2}					
Symbol	<7>	6	5	4	3	2	<1>	<0>
RCM	RSTS	0	0	0	0	0	LSRSTOP	RSTOP

RSTS	Status of internal high-speed oscillator					
0	Waiting for accuracy stabilization of internal high-speed oscillator					
1	Stability operating of internal high-speed oscillator					

LSRSTOP	Internal low-speed oscillator oscillating/stopped
0	Internal low-speed oscillator oscillating
1	Internal low-speed oscillator stopped

RSTOP	Internal high-speed oscillator oscillating/stopped
0	Internal high-speed oscillator oscillating
1	Internal high-speed oscillator stopped

- **Notes 1.** The value of this register is 00H immediately after a reset release but automatically changes to 80H after internal high-speed oscillator has been stabilized.
 - 2. Bit 7 is read-only.
- Caution When setting RSTOP to 1, be sure to confirm that the CPU operates with a clock other than the internal high-speed oscillation clock. Specifically, set under either of the following conditions.
 - <1> 78K0/KB2
 - When MCS = 1 (when CPU operates with the high-speed system clock)
 - <2> 78K0/KC2, 78K0/KD2, 78K0/KE2, and 78K0/KF2
 - When MCS = 1 (when CPU operates with the high-speed system clock)
 - When CLS = 1 (when CPU operates with the subsystem clock)

In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock before setting RSTOP to 1.



(7) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter. When X1 clock oscillation starts with the internal high-speed oscillation clock or subsystem clock used as the CPU clock, the X1 clock oscillation stabilization time can be checked.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset is released (reset by RESET input, POC, LVI, and WDT), the STOP instruction and MSTOP (bit 7 of MOC register) = 1 clear OSTC to 00H.

Figure 6-10. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: F	FA3H	After reset:	00H	R
------------	------	--------------	-----	---


Symbol OSTC

Ι.	7	6	5	4	3	2	1	0
	0	0	0	MOST11	MOST13	MOST14	MOST15	MOST16
	MOST11	MOST13	MOST14	MOST15	MOST16	Oscillation	stabilization t	ime status
							fx = 10 MHz	fx = 20 MHz
	1	0	0	0	0	2 ¹¹ /fx min.	204.8 <i>µ</i> s min.	102.4 <i>μ</i> s min.
	1	1	0	0	0	2 ¹³ /fx min.	819.2 <i>µ</i> s min.	409.6 <i>μ</i> s min.
	1	1	1	0	0	2 ¹⁴ /fx min.	1.64 ms min.	819.2 <i>µ</i> s min.
	1	1	1	1	0	2 ¹⁵ /fx min.	3.27 ms min.	1.64 ms min.
	1	1	1	1	1	2 ¹⁶ /fx min.	6.55 ms min.	3.27 ms min.

- Cautions 1. After the above time has elapsed, the bits are set to 1 in order from MOST11 and remain 1.
 - 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
 - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency



15.4.2 Asynchronous serial interface (UART) mode

In this mode, data of 1 byte is transmitted/received following a start bit, and a full-duplex operation can be performed. A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

(1) Registers used

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the CKSR6 register (see Figure 15-8).
- <2> Set the BRGC6 register (see Figure 15-9).
- <3> Set bits 0 to 4 (ISRM6, SL6, CL6, PS60, PS61) of the ASIM6 register (see Figure 15-5).
- <4> Set bits 0 and 1 (TXDLV6, DIR6) of the ASICL6 register (see Figure 15-10).
- <5> Set bit 7 (POWER6) of the ASIM6 register to 1.
- <6> Set bit 6 (TXE6) of the ASIM6 register to 1. → Transmission is enabled. Set bit 5 (RXE6) of the ASIM6 register to 1. → Reception is enabled.
- <7> Write data to transmit buffer register 6 (TXB6). \rightarrow Data transmission is started.

Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

POWER6	TXE6	RXE6	PM13	P13	PM14	P14	UART6	Pin Fu	inction
							Operation	TxD6/P13	RxD6/P14
0	0	0	× ^{Note}	× ^{Note}	× ^{Note}	× ^{Note}	Stop	P13	P14
1	0	1	\times^{Note}	\times^{Note}	1	×	Reception	P13	RxD6
	1	0	0	1	$\times^{\rm Note}$	\times^{Note}	Transmission	TxD6	P14
	1	1	0	1	1	×	Transmission/ TxD6 reception		RxD6

Table 15-2. Relationship Between Register Settings and Pins

Note Can be set as port function.

Remark

C	×:	don't care
	POWER6:	Bit 7 of asynchronous serial interface operation mode register 6 (ASIM6)
	TXE6:	Bit 6 of ASIM6
	RXE6:	Bit 5 of ASIM6
	PM1×:	Port mode register
	P1×:	Port output latch




(i) SBF reception

When the device is used in LIN communication operation, the SBF (Synchronous Break Field) reception control function is used for reception. For the reception operation of LIN, see **Figure 15-2 LIN Reception Operation**. Reception is enabled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1. SBF reception is enabled when bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6) is set to 1. In the SBF reception enabled status, the


RxD6 pin is sampled and the start bit is detected in the same manner as the normal reception enable status. When the start bit has been detected, reception is started, and serial data is sequentially stored in the receive shift register 6 (RXS6) at the set baud rate. When the stop bit is received and if the width of SBF is 11 bits or more, a reception completion interrupt request (INTSR6) is generated as normal processing. At this time, the SBRF6 and SBRT6 bits are automatically cleared, and SBF reception ends. Detection of errors, such as OVE6, PE6, and FE6 (bits 0 to 2 of asynchronous serial interface reception error status register 6 (ASIS6)) is suppressed, and error detection processing of UART communication is not performed. In addition, data transfer between receive shift register 6 (RXS6) and receive buffer register 6 (RXB6) is not performed, and the reset value of FFH is retained. If the width of SBF is 10 bits or less, an interrupt does not occur as error processing after the stop bit has been received, and the SBF reception mode is restored. In this case, the SBRF6 and SBRT6 bits are not cleared.

Figure 15-23. SBF Reception

1. Normal SBF reception (stop bit is detected with a width of more than 10.5 bits)



2. SBF reception error (stop bit is detected with a width of 10.5 bits or less)



Remark RxD6: RxD6 pin (input)

SBRT6: Bit 6 of asynchronous serial interface control register 6 (ASICL6)

- SBRF6: Bit 7 of ASICL6
- INTSR6: Reception completion interrupt request

(c) Bit shift detection by busy signal

During automatic transmission/reception, a bit shift of the serial clock of the slave device may occur because noise is superimposed on the serial clock signal output by the master device. Unless the strobe control option is used at this time, the bit shift affects transmission of the next byte. In this case, the master can detect the bit shift by checking the busy signal during transmission by using the busy control option. A bit shift is detected by using the busy signal as follows:

The slave outputs the busy signal after the rising of the eighth serial clock during data transmission/reception (to not keep transmission/reception waiting by the busy signal at this time, make the busy signal inactive within 2 clocks).


The master samples the busy signal in synchronization with the falling edge of the serial clock if bit 2 (ERRE0) of serial status register 0 (CSIS0) is set to 1. If a bit shift does not occur, all the eight serial clocks that have been sampled are inactive. If the sampled serial clocks are active, it is assumed that a bit shift has occurred, error processing is executed (by setting bit 1 (ERRF0) of serial status register 0 (CSIS0) to 1, and communication is suspended and an interrupt request signal (INTACSI) is output).

Although communication is suspended after completion of 1-byte data communication, slave signal output, wait due to the busy signal, and wait due to the interval time specified by ADTI0 are not executed.

If ERRE0 = 0, ERRF0 cannot become 1 even if a bit shift occurs.

Figure 17-27 shows the example of the operation timing of the bit shift detection function by the busy signal.

Figure 17-27. Example of Operation Timing of Bit Shift Detection Function by Busy Signal (When BUSYLV0 = 1)



CSIAE0: Bit 7 of serial operation mode specification register 0 (CSIMA0)

ERRF0: Bit 1 of serial status register 0 (CSIS0)

Address: FFI	EOH After res	set: 00H R/W						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IFOL	SREIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF
Address: FFI	E1H After r	eset: 00H F	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	TMIF010	TMIF000	TMIF50	TMIFH0	TMIFH1	DUALIF0 CSIIF10 STIF0	STIF6	SRIF6
Address: FFI Symbol	E2H After re	eset: 00H F <6>	R/W <5>	<4>	<3>	<2>	<1>	<0>
IF1L	PIF7	PIF6	WTIF	KRIF	TMIF51	WTIIF	SRIF0	ADIF
		FIFU	VVIII	NHIF	TIVIT 51	VV I III	Shiru	ADII
Address: FFI	E3H After r	eset: 00H F	R/W					
Symbol	7	6	5	4	<3>	<2>	<1>	<0>
IF1H	0	0	0	0	TMIF011 ^{Note}	TMIF001 ^{Note}	CSIIF11 ^{Note}	IICIF0 DMUIF ^{Note}
	XXIFX			Inte	errupt request f	flag		
	0	No interrupt	request signa	I is generated	t l			
	1	Interrupt req	uest is genera	ated, interrupt	t request status	S		

Figure 20-5. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H) (78K0/KE2)

Note Products whose flash memory is at least 48 KB only.

Caution Be sure to clear bits 1 to 7 of IF1H to 0 for the products whose flash memory is less than 32 KB. Be sure to clear bits 4 to 7 of IF1H to 0 for the products whose flash memory is at least 48 KB.



Address: FF	E4H After r	eset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	SREMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK
Address: FF	E5H After r	eset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
МКОН	TMMK010	ТММК000	TMMK50	ТММКНО	TMMKH1	DUALMK0 CSIMK10 STMK0	STMK6	SRMK6
Address: FF	E6H After r <7>	eset: FFH <6>	R/W <5>	<4>	<3>	<2>	<1>	<0>
MK1L	PMK7	PMK6	WTMK	KRMK	TMMK51	WTIMK	SRMK0	ADMK
		1						
Address: FF	E7H After r	eset: FFH	R/W					
Symbol	7	6	5	4	<3>	<2>	<1>	<0>
MK1H	1	1	1	1	TMMK011 ^{Note}	TMMK001 ^{Note}	CSIMK11 ^{Note}	IICMK0 DMUMK ^{Note}
	ХХМКХ			Interr	upt servicing o	control		
	0	Interrupt ser	vicing enabled	d				
	1	Interrupt ser	vicing disable	d				

Figure 20-10. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H) (78K0/KE2)

Note Products whose flash memory is at least 48 KB only.

Caution Be sure to set bits 1 to 7 of MK1H to 1 for the products whose flash memory is less than 32 KB. Be sure to set bits 4 to 7 of MK1H to 1 for the products whose flash memory is at least 48 KB.



	Hardware	After Reset Acknowledgment ^{Note 1}
Program coun	ter (PC)	The contents of the reset vector table (0000H, 0001H) are set.
Stack pointer	(SP)	Undefined
Program status word (PSW) 02H		
RAM	Data memory	Undefined ^{Note 2}
	General-purpose registers	Undefined ^{Note 2}
Port registers	(P0 to P7, P12 to P14) (output latches)	00H
Port mode reg	isters (PM0 to PM7, PM12, PM14)	FFH
Pull-up resisto	r option registers (PU0, PU1, PU3 to PU7, PU12, PU14)	00H
Internal expan	sion RAM size switching register (IXS)	OCH ^{Notes 3, 4}
Internal memo	ry size switching register (IMS)	CFH ^{Notes 3, 4}

Table 23-2. Hardware Statuses After Reset Acknowledgment (1/4)

Notes 1. During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.

3. The initial values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) after a reset release are constant (IMS = CFH, IXS = 0CH) in all products of the 78K0/Kx2 microcontrollers, regardless of the internal memory capacity. Therefore, set the value corresponding to each product as indicated in Tables 3-1 and 3-2.

- 4. The ROM and RAM capacities of the products with the on-chip debug function can be debugged by setting IMS and IXS, according to the debug target products. Set IMS and IXS according to the debug target products.
- Remark The special function register (SFR) mounted depend on the product. See 3.2.3 Special function registers (SFRs).



Figure 26-1. Format of Option Byte (2/2)

Address: 0081H/1081H^{Notes 1, 2}

7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	POCMODE		
POCMODE			PC	C mode select	tion				
0	1.59 V POC r	1.59 V POC mode (default)							
1	2.7 V/1.59 V POC mode								

- **Notes 1.** POCMODE can only be written by using a dedicated flash memory programmer. It cannot be set during self-programming or boot swap operation during self-programming. However, because the value of 1081H is copied to 0081H during the boot swap operation, it is recommended to set a value that is the same as that of 0081H to 1081H when the boot swap function is used.
 - 2. To change the setting for the POC mode, set the value to 0081H again after batch erasure (chip erasure) of the flash memory. The setting cannot be changed after the memory of the specified block is erased.

Caution Be sure to clear bits 7 to 1 to "0".

Address: 0082H/1082H, 0083H/1083H^{Note}

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Note Be sure to set 00H to 0082H and 0083H, as these addresses are reserved areas. Also set 00H to 1082H and 1083H because 0082H and 0083H are switched with 1082H and 1083H when the boot swap operation is used.

Address: 0084H/1084H^{Notes1, 2}

7	6	5	4	3	2	1	0
0	0	0	0	0	0	OCDEN1	OCDEN0

OCDEN1	OCDEN0	On-chip debug operation control
0	0	Operation disabled
0	1	Setting prohibited
1	0	Operation enabled. Does not erase data of the flash memory in case authentication of the on-chip debug security ID fails.
1	1	Operation enabled. Erases data of the flash memory in case authentication of the on-chip debug security ID fails.

- **Notes 1.** Be sure to set 00H (on-chip debug operation disabled) to 0084H for products not equipped with the on-chip debug function (μ PD78F05xx and 78F05xxA). Also set 00H to 1084H because 0084H and 1084H are switched during the boot swap operation.
 - **2.** To use the on-chip debug function with a product equipped with the on-chip debug function (μ PD78F05xxD and 78F05xxDA), set 02H or 03H to 0084H. Set a value that is the same as that of 0084H to 1084H because 0084H and 1084H are switched during the boot swap operation.
- Remark For the on-chip debug security ID, see CHAPTER 28 ON-CHIP DEBUG FUNCTION (μPD78F05xxD and 78F05xxDA ONLY).

Table 27-13. Processing Time for Self Programming Library(Conventional-specification Products (μ PD78F05xx and 78F05xxD)) (3/4)

(3) When high-speed system clock (X1 oscillation or external clock input) is used and entry RAM is located outside short direct addressing range

Library Name		Processing Time (µs)						
		Normal Model of C Compiler		Static Model of C Compiler/Assembler				
		Min.	Max.	Min.	Max.			
Self programming start I	ibrary		34/fcpu					
Initialize library			49/fcpu + 485.8125					
Mode check library		35/fсри -	+ 374.75	29/fcpu + 374.75				
Block blank check librar	y	174/fcpu +	6382.0625	134/f сри +	6382.0625			
Block erase library		174/fcpu + 31093.875	174/fсри + 298948.125	134/fcpu + 31093.875	134/fcpu + 298948.125			
Word write library		318 (321)/fcpu + 644.125	318 (321)/fcpu + 1491.625	262 (265)/fcpu + 644.125	262 (265)/fcpu + 1491.625			
Block verify library		174/fcpu + 13448.5625 134/fcpu + 13448.5625						
Self programming end li	brary	34/fcpu						
Get information library	Option value: 03H	171 (172)/fcpu + 432.4375		129 (130)/fcpu + 432.4375				
	Option value: 04H	181 (182)/fcpu + 427.875		139 (140)/fcpu + 427.875				
	Option value: 05H	404 (411)/fcpu + 496.125		362 (369)/fcpu + 496.125				
Set information library		75/fcpu + 79157.6875	75/fcpu + 652400	67fсеч + 79157.6875	67fcpu + 652400			
EEPROM write library		318 (321)/fcpu + 799.875	318 (321)/fcpu + 1647.375	262 (265)/fcpu + 799.875	262 (265)/fсрџ + 1647.375			

Remarks 1. Values in parentheses indicate values when a write start address structure is located other than in the internal high-speed RAM.

- 2. The above processing times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).
- **3.** fcpu: CPU operation clock frequency
- 4. RSTS: Bit 7 of the internal oscillation mode register (RCM)



Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

(2) Serial interface

$(T_A = -40 \text{ to } +110^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

(a) UART6 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

(b) UART0 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

(c) IIC0

Parameter	Symbol	Conditions	Standard Mode		High-Speed Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	fsc∟		0	100	0	400	kHz
Setup time of restart condition	tsu: STA		4.7	-	0.6	-	μS
Hold time ^{Note 1}	thd: STA		4.0	-	0.6	-	μS
Hold time when SCL0 = "L"	tLOW	Internal clock operation	4.7	-	1.3	_	μS
		EXSCL0 clock (6.4 MHz) operation	4.7	-	1.25	-	μS
Hold time when SCL0 = "H"	tніgн		4.0	-	0.6	-	μs
Data setup time (reception)	tsu: dat		250	-	100	-	ns
Data hold time (transmission)Note 2	thd: dat	$f_W = f_{XH}/2^N \text{ or } f_W = f_{EXSCL0}$ selected ^{Note 3}	0	3.45	0	0.9 ^{Note 4} 1.00 ^{Note 5}	μs
		$f_W = f_{RH}/2^N selected^{Note 3}$	0	3.45	0	1.05	μs
Setup time of stop condition	tsu: sto		4.0	-	0.6	-	μs
Bus free time	t BUF		4.7	_	1.3	-	μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- 3. fw indicates the IIC0 transfer clock selected by the IICCL and IICX0 registers.
- 4. When fw \geq 4.4 MHz is selected
- 5. When fw < 4.4 MHz is selected




Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

AC Timing Test Points

Vн Vін Test points Vı∟ VIL *


External Main System Clock Timing, External Subsystem Clock Timing





- μPD78F0500FC-AA3-A, 78F0501FC-AA3-A, 78F0502FC-AA3-A, 78F0503FC-AA3-A, 78F0503DFC-AA3-A
- μPD78F0500AFC-AA3-A, 78F0501AFC-AA3-A, 78F0502AFC-AA3-A, 78F0503AFC-AA3-A, 78F0503DAFC-AA3-A

36-PIN PLASTIC FLGA (4x4)





- μPD78F0531FC-AA1-A, 78F0532FC-AA1-A, 78F0533FC-AA1-A, 78F0534FC-AA1-A, 78F0535FC-AA1-A, 78F0536FC-AA1-A, 78F0537DFC-AA1-A
- μPD78F0531AFC-AA1-A, 78F0532AFC-AA1-A, 78F0533AFC-AA1-A, 78F0534AFC-AA1-A, 78F0535AFC-AA1-A, 78F0535AFC-AA1-A, 78F0537DAFC-AA1-A

64-PIN PLASTIC FLGA(5x5)

