# E·XF Renesas Electronics America Inc - UPD78F0511AGB-GAF-AX Datasheet



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	37
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 × 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0511agb-gaf-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Figure 3-13. Correspondence Between Data Memory and Addressing (μPD78F0501, 78F0501A, 78F0511, 78F0511A, 78F0521, 78F0521A, 78F0531A, and 78F0531A)



## 3.3.2 Immediate addressing

#### [Function]

Immediate data in the instruction word is transferred to the program counter (PC) and branched.

This function is carried out when the CALL !addr16 or BR !addr16 or CALLF !addr11 instruction is executed.

CALL !addr16 and BR !addr16 instructions can be branched to the entire memory space. However, before branching to a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.

The CALLF !addr11 instruction is branched to the 0800H to 0FFFH area.

### [Illustration]

In the case of CALL laddr16 and BR laddr16 instructions



In the case of CALLF !addr11 instruction







## Figure 6-16. Clock Generator Operation When Power Supply Voltage Is Turned On (When 2.7 V/1.59 V POC Mode Is Set (Option Byte: POCMODE = 1))

- <1> When the power is turned on, an internal reset signal is generated by the power-on-clear (POC) circuit.
- <2> When the power supply voltage exceeds 2.7 V (TYP.), the reset is released and the internal high-speed oscillator automatically starts oscillation.
- <3> After the reset is released and reset processing is performed, the CPU starts operation on the internal high-speed oscillation clock.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see (1) in 6.6.1 Example of controlling high-speed system clock and (1) in 6.6.3 Example of controlling subsystem clock).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see (3) in 6.6.1 Example of controlling high-speed system clock and (3) in 6.6.3 Example of controlling subsystem clock).
- **Notes 1.** When releasing a reset (above figure) or releasing STOP mode while the CPU is operating on the internal high-speed oscillation clock, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC). If the CPU operates on the high-speed system clock (X1 oscillation), set the oscillation stabilization time when releasing STOP mode using the oscillation stabilization time select register (OSTS).
  - 2. The 78K0/KB2 is not provided with a subsystem clock.
- Cautions 1. A voltage oscillation stabilization time of 1.93 to 5.39 ms is required after the supply voltage reaches 1.59 V (TYP.). If the supply voltage rises from 1.59 V (TYP.) to 2.7 V (TYP.) within 1.93 ms, the power supply oscillation stabilization time of 0 to 5.39 ms is automatically generated before reset processing.
  - 2. It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK and EXCLKS pins is used.



#### (iii) Setting range when CR00n or CR01n is used as a compare register

When CR00n or CR01n is used as a compare register, set it as shown below.

Operation	CR00n Register Setting Range	CR01n Register Setting Range		
Operation as interval timer	$0000H < N \le FFFFH$	$0000H^{Note} \le M \le FFFFH$ Normally, this setting is not used. Mask the match interrupt signal (INTTM01n).		
Operation as square-wave output				
Operation as external event counter				
Operation in the clear & start mode entered by TI00n pin valid edge input	$0000H^{\text{Note}} \leq N \leq \text{FFFFH}$	$0000H^{\text{Note}} \leq M \leq \text{FFFFH}$		
Operation as free-running timer				
Operation as PPG output	$M < N \le FFFFH$	$0000 H^{\text{Note}} \leq M < N$		
Operation as one-shot pulse output	$0000H^{\text{Note}} \leq N \leq \text{FFFH} \ (N \neq M)$	$0000H^{Note} \le M \le FFFFH (M \ne N)$		

- **Note** When 0000H is set, a match interrupt immediately after the timer operation does not occur and timer output is not changed, and the first match timing is as follows. A match interrupt occurs at the timing when the timer counter (TM0n register) is changed from 0000H to 0001H.
  - · When the timer counter is cleared due to overflow
  - When the timer counter is cleared due to TI00n pin valid edge (when clear & start mode is entered by TI00n pin valid edge input)
  - When the timer counter is cleared due to compare match (when clear & start mode is entered by match between TM0n and CR00n (CR00n = other than 0000H, CR01n = 0000H))



- Remarks 1. N: CR00n register set value, M: CR01n register set value
  - 2. For details of TMC0n3 and TMC0n2, see 7.3 (1) 16-bit timer mode control register 0n (TMC0n).
  - **3.** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
    - n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products





## Figure 7-57. Example of Software Processing for Pulse Width Measurement (1/2)

(a) Example of free-running timer mode

#### (b) Example of clear & start mode entered by TI00n pin valid edge



## **Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products

n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products

## 13.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

#### (1) ANI0 to ANI7 pins

These are the analog input pins of the 8-channel A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

Remark ANI0 to ANI3: 78K0/KB2

ANI0 to ANI5: 38-pin products of the 78K0/KC2 ANI0 to ANI7: Products other than above

#### (2) Sample & hold circuit

The sample & hold circuit samples the input voltage of the analog input pin selected by the selector when A/D conversion is started, and holds the sampled voltage value during A/D conversion.

#### (3) Series resistor string

The series resistor string is connected between  $AV_{REF}$  and  $AV_{SS}$ , and generates a voltage to be compared with the sampled voltage value.





## (4) Voltage comparator

The voltage comparator compares the sampled voltage value and the output voltage of the series resistor string.

## (5) Successive approximation register (SAR)

This register converts the result of comparison by the voltage comparator, starting from the most significant bit (MSB). When the voltage value is converted into a digital value down to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register are transferred to the A/D conversion result register (ADCR).

## (6) 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0).



## CHAPTER 15 SERIAL INTERFACE UART6

### 15.1 Functions of Serial Interface UART6

Serial interface UART6 are mounted onto all 78K0/Kx2 microcontroller products. Serial interface UART6 has the following two modes.

#### (1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption. For details, see **15.4.1 Operation stop mode**.

#### (2) Asynchronous serial interface (UART) mode

This mode supports the LIN (Local Interconnect Network)-bus. The functions of this mode are outlined below. For details, see **15.4.2** Asynchronous serial interface (UART) mode and **15.4.3** Dedicated baud rate generator.

- Maximum transfer rate: 625 kbps
- Two-pin configuration TxD6: Transmit data output pin
  - RxD6: Receive data input pin
- Data length of communication data can be selected from 7 or 8 bits.
- Dedicated internal 8-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently (full duplex operation).
- MSB- or LSB-first communication selectable
- Inverted transmission operation
- Sync break field transmission from 13 to 20 bits
- More than 11 bits can be identified for sync break field reception (SBF reception flag provided).
- Cautions 1. The TxD6 output inversion function inverts only the transmission side and not the reception side. To use this function, the reception side must be ready for reception of inverted data.
  - 2. If clock supply to serial interface UART6 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART6 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD6 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER6 = 0, RXE6 = 0, and TXE6 = 0.
  - 3. Set POWER6 = 1 and then set TXE6 = 1 (transmission) or RXE6 = 1 (reception) to start communication.
  - 4. TXE6 and RXE6 are synchronized by the base clock (fxcLK6) set by CKSR6. To enable transmission or reception again, set TXE6 or RXE6 to 1 at least two clocks of the base clock after TXE6 or RXE6 has been cleared to 0. If TXE6 or RXE6 is set within two clocks of the base clock, the transmission circuit or reception circuit may not be initialized.
  - 5. Set transmit data to TXB6 at least one base clock (fxcLK6) after setting TXE6 = 1.
  - 6. If data is continuously transmitted, the communication timing from the stop bit to the next start bit is extended two operating clocks of the macro. However, this does not affect the result of communication because the reception side initializes the timing when it has detected a start bit. Do not use the continuous transmission function if the interface is used in LIN communication operation.

**Remark** LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.

Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is  $\pm 15\%$  or less.

Figures 15-1 and 15-2 outline the transmission and reception operations of LIN.



Figure 15-1. LIN Transmission Operation

Notes 1. The wakeup signal frame is substituted by 80H transmission in the 8-bit mode.

The sync break field is output by hardware. The output width is the bit length set by bits 4 to 2 (SBL62 to SBL60) of asynchronous serial interface control register 6 (ASICL6) (see 15.4.2 (2) (h) SBF transmission).

3. INTST6 is output on completion of each transmission. It is also output when SBF is transmitted.

**Remark** The interval between each field is controlled by software.



Figure 15-17 shows the timing of starting continuous transmission, and Figure 15-18 shows the timing of ending continuous transmission.



Figure 15-17. Timing of Starting Continuous Transmission

**Note** When ASIF6 is read, there is a period in which TXBF6 and TXSF6 = 1, 1. Therefore, judge whether writing is enabled using only the TXBF6 bit.

**Remark** TxD6: TxD6 pin (output)

INTST6: Interrupt request signal

TXB6: Transmit buffer register 6

TXS6: Transmit shift register 6

ASIF6: Asynchronous serial interface transmission status register 6

TXBF6: Bit 1 of ASIF6

TXSF6: Bit 0 of ASIF6





Figure 16-2. Block Diagram of Serial Interface CSI11

#### (1) Transmit buffer register 1n (SOTB1n)

This register sets the transmit data.

Transmission/reception is started by writing data to SOTB1n when bit 7 (CSIE1n) and bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 1.

The data written to SOTB1n is converted from parallel data into serial data by serial I/O shift register 1n, and output to the serial output pin (SO1n).

SOTB1n can be written or read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Cautions 1. Do not access SOTB1n when CSOT1n = 1 (during serial communication).

2. In the slave mode, transmission/reception is started when data is written to SOTB11 with a low level input to the SSI11 pin. For details on the transmission/reception operation, see 16.4.2 (2) Communication operation.

#### (2) Serial I/O shift register 1n (SIO1n)

This is an 8-bit register that converts data from parallel data into serial data and vice versa.

This register can be read by an 8-bit memory manipulation instruction.

Reception is started by reading data from SIO1n if bit 6 (TRMD1n) of serial operation mode register 1n (CSIM1n) is 0. During reception, the data is read from the serial input pin (SI1n) to SIO1n.

Reset signal generation clears this register to 00H.

#### Cautions 1. Do not access SIO1n when CSOT1n = 1 (during serial communication).

- 2. In the slave mode, reception is started when data is read from SIO11 with a low level input to the SSI11 pin. For details on the reception operation, see 16.4.2 (2) Communication operation.
- **Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
  - n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products

#### Figure 16-4. Format of Serial Operation Mode Register 11 (CSIM11)

Address: FF88H After reset: 00H R/WNote1

Symbo CSIM1

ol	<7>	6	5	4	3	2	1	0	
1	CSIE11	TRMD11	SSE11	DIR11	0	0	0	CSOT11	

CSIE11	Operation control in 3-wire serial I/O mode
0	Disables operation <sup>Note 2</sup> and asynchronously resets the internal circuit <sup>Note 3</sup> .
1	Enables operation

TRMD11 <sup>Note 4</sup>	Transmit/receive mode control
0 <sup>Note 5</sup>	Receive mode (transmission disabled).
1	Transmit/receive mode

SSE11 <sup>Notes 6, 7</sup>	SSI11 pin use selection
0	SSI11 pin is not used
1	SSI11 pin is used

DIR11 <sup>Note 8</sup>	First bit specification
0	MSB
1	LSB

CSOT11	Communication status flag
0	Communication is stopped.
1	Communication is in progress.

#### Notes 1. Bit 0 is a read-only bit.

- 2. To use P02/SO11, P04/SCK11, and P05/SSI11/TI001 as general-purpose ports, set CSIM11 in the default status (00H).
- 3. Bit 0 (CSOT11) of CSIM11 and serial I/O shift register 11 (SIO11) are reset.
- 4. Do not rewrite TRMD11 when CSOT11 = 1 (during serial communication).
- 5. The SO11 output (see Figure 16-2) is fixed to the low level when TRMD11 is 0. Reception is started when data is read from SIO11.
- 6. Do not rewrite SSE11 when CSOT11 = 1 (during serial communication).
- 7. Before setting this bit to 1, fix the SSI11 pin input level to 0 or 1.
- 8. Do not rewrite DIR11 when CSOT11 = 1 (during serial communication).

#### (b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

#### (i) When WTIM0 = 0 (after restart, matches with SVA0)



#### (ii) When WTIM0 = 1 (after restart, matches with SVA0)







## Figure 18-27. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)

## (3) Stop condition





#### Figure 23-3. Timing of Reset Due to Watchdog Timer Overflow

- **Notes 1.** P130 pin is not mounted onto 78K0/KB2, and 38-pin and 44-pin products of the 78K0/KC2.
  - 2. Set P130 to high-level output by software.

#### Caution A watchdog timer internal reset resets the watchdog timer.

**Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.



#### (2) When detecting level of input voltage from external input pin (EXLVI)

- When starting operation
  - <1> Mask the LVI interrupt (LVIMK = 1).
  - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
  - <3> Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).
  - <4> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
  - <5> Use software to wait for an operation stabilization time (10  $\mu$ s (MIN.)).
  - <6> Confirm that "input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V (TYP.)" when detecting the falling edge of EXLVI, or "input voltage from external input pin (EXLVI) < detection voltage (VEXLVI = 1.21 V (TYP.)" when detecting the rising edge of EXLVI, at bit 0 (LVIF) of LVIM.</p>
  - <7> Clear the interrupt request flag of LVI (LVIIF) to 0.
  - <8> Release the interrupt mask flag of LVI (LVIMK).
  - <9> Execute the El instruction (when vector interrupts are used).

Figure 25-8 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <8> above.

#### Caution Input voltage from external input pin (EXLVI) must be EXLVI < VDD.

- When stopping operation Either of the following procedures must be executed.
  - When using 8-bit memory manipulation instruction: Write 00H to LVIM.
  - When using 1-bit memory manipulation instruction: Clear LVION to 0.



For the pins not to be used when the dedicated program adapter (FA series) is used, perform the processing described under the recommended connection of unused pins shown in Table 2-3 Pin I/O Circuit Types, or those described in Table 27-4 Processing of Unused Pins When the Flash Memory Write Adapter Is Connected (Required).

Pin name	Pin processing
P00, P01	Independently connect to EVss via a resistor. Notes 1, 5
P03 to P06	Independently connect to EVss via a resistor. Notes 2, 5
P10, P11	Independently connect to EVss via a resistor. Notes 3, 5
P14	Independently connect to EVss via a resistor. Notes 4, 5
P16, P17	Independently connect to EVss via a resistor. Notes 1, 5
P30 to P33	
P60 to P63	Independently connect to EVss via a resistor, or connect directly to EVss. Note 5
P70 to P77	Independently connect to EVss via a resistor. Notes 1, 5
P120	
P140 to P143	

Table 27-4. Processing of Unused Pins When the Flash Memory Write Adapter Is Connected (Required)

- **Notes 1.** These pins may be directly connected to EVss, without using a resistor, when design is performed so that operation is not switched to the normal operation mode on the flash memory write adapter board during flash memory programming.
  - 2. These pins may be left open with the  $\mu$ PD78F053n and 78F053nA (n = 1 to 3) of the 78K0/KE2 as well as the 78K0/KD2.
  - **3.** Connect these pins with the programmer when communicating with the dedicated flash memory programmer via serial communication by CSI10.
  - **4.** Connect this pin with the programmer when communicating with the dedicated flash memory programmer via serial communication by UART6.
  - 5. With products without an EVss pin, connect them to Vss. With products without an EVDD pin, connect them to VDD.

## 27.6 Connection of Pins on Board

To write the flash memory on-board, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.



#### 27.10.1 Boot swap function

If rewriting the boot area has failed during self-programming due to a power failure or some other cause, the data in the boot area may be lost and the program may not be restarted by resetting.

The boot swap function is used to avoid this problem.

Before erasing boot cluster 0<sup>Note</sup>, which is a boot program area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the 78K0/Kx2 microcontrollers, so that boot cluster 1 is used as a boot area. After that, erase or write the original boot program area, boot cluster 0.

As a result, even if a power failure occurs while the boot programming area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

If the program has been correctly written to boot cluster 0, restore the original boot area by using the set information function of the firmware of the 78K0/Kx2 microcontrollers.

Note A boot cluster is a 4 KB area and boot clusters 0 and 1 are swapped by the boot swap function.

Boot cluster 0 (0000H to 0FFFH): Original boot program area Boot cluster 1 (1000H to 1FFFH): Area subject to boot swap function

## Caution When executing boot swapping, do not use the E.P.V command with the dedicated flash memory programmer.



Figure 27-15. Boot Swap Function

**Remark** Boot cluster 1 becomes 0000H to 0FFFH when a reset is generated after the boot flag has been set.

RENESAS

Instruction	Mnomonio	Onerende	Dutes	Clo	ocks	Onevetion		Flaç	J
Group	Mnemonic	Operands	bytes	Note 1	Note 2	Operation	Ζ	AC	CY
16-bit	ADDW	AX, #word	3	6	-	AX, CY $\leftarrow$ AX + word	×	×	×
operation	SUBW	AX, #word	3	6	-	AX, CY $\leftarrow$ AX – word	×	×	×
	CMPW	AX, #word	3	6	-	AX – word	×	×	×
Multiply/	MULU	x	2	16	-	$AX \leftarrow A \times X$			
divide	DIVUW	С	2	25	-	AX (Quotient), C (Remainder) $\leftarrow$ AX $\div$ C			
Increment/	INC	r	1	2	-	r ← r + 1	×	×	
decrement		saddr	2	4	6	$(saddr) \leftarrow (saddr) + 1$	×	×	
	DEC	r	1	2	-	r ← r – 1	×	×	
		saddr	2	4	6	$(saddr) \leftarrow (saddr) - 1$	×	×	
	INCW	rp	1	4	-	rp ← rp + 1			
	DECW	rp	1	4	-	rp ← rp − 1			
Rotate	ROR	A, 1	1	2	-	(CY, A <sub>7</sub> $\leftarrow$ A <sub>0</sub> , A <sub>m - 1</sub> $\leftarrow$ A <sub>m</sub> ) $\times$ 1 time			×
	ROL	A, 1	1	2	-	$(CY, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1$ time			×
	RORC	A, 1	1	2	-	(CY $\leftarrow$ Ao, A7 $\leftarrow$ CY, Am - 1 $\leftarrow$ Am) $\times$ 1 time			×
	ROLC	A, 1	1	2	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1 \text{ time}$			x
	ROR4	[HL]	2	10	12	A <sub>3-0</sub> ← (HL) <sub>3-0</sub> , (HL) <sub>7-4</sub> ← A <sub>3-0</sub> , (HL) <sub>3-0</sub> ← (HL) <sub>7-4</sub>			
	ROL4	[HL]	2	10	12	$A_{3-0} \leftarrow (HL)_{7-4}, (HL)_{3-0} \leftarrow A_{3-0}, \\ (HL)_{7-4} \leftarrow (HL)_{3-0}$			
BCD	ADJBA		2	4	-	Decimal Adjust Accumulator after Addition	×	×	×
adjustment	ADJBS		2	4	-	Decimal Adjust Accumulator after Subtract	×	×	×
Bit	MOV1	CY, saddr.bit	3	6	7	$CY \leftarrow (saddr.bit)$			×
manipulate		CY, sfr.bit	3	-	7	CY ← sfr.bit			×
		CY, A.bit	2	4	-	CY ← A.bit			×
		CY, PSW.bit	3	-	7	CY ← PSW.bit			×
		CY, [HL].bit	2	6	7	$CY \leftarrow (HL).bit$			×
		saddr.bit, CY	3	6	8	(saddr.bit) ← CY			
		sfr.bit, CY	3	-	8	sfr.bit ← CY			_
		A.bit, CY	2	4	-	A.bit ← CY			
		PSW.bit, CY	3	-	8	PSW.bit ← CY	×	×	
		[HL].bit. CY	2	6	8	(HL).bit ← CY			

Notes 1. When the internal high-speed RAM area is accessed or for an instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

- **Remarks 1.** One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).
  - 2. This clock cycle applies to the internal ROM program.

## Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

### Serial Transfer Timing (2/2)

#### CSIA0:



### CSIA0 (busy processing):



**Note** SCKA0 does not become low level here, but the timing is illustrated so that the timing specifications can be shown.



- μPD78F0500FC-AA3-A, 78F0501FC-AA3-A, 78F0502FC-AA3-A, 78F0503FC-AA3-A, 78F0503DFC-AA3-A
- μPD78F0500AFC-AA3-A, 78F0501AFC-AA3-A, 78F0502AFC-AA3-A, 78F0503AFC-AA3-A, 78F0503DAFC-AA3-A

## 36-PIN PLASTIC FLGA (4x4)



