# E. Kenesas Electronics America Inc - UPD78F0512AGA-GAM-AX Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	41
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0512aga-gam-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Differences Between Conventional-specification Products and Expanded-specification Products

The differences between the conventional-specification products ( $\mu$ PD78F05xx, 78F05xxD) and expanded-specification products ( $\mu$ PD78F05xxA, 78F05xxDA) of the 78K0/Kx2 microcontrollers are described below.

- A/D conversion time
- X1 oscillator characteristics
- Instruction cycle, peripheral hardware clock frequency, external main system clock frequency, external main system clock input high-level width, and external main system clock input low-level width (AC characteristics)
- The number of flash memory rewrites and retention time
- Processing time of the self programming library
- Interrupt response time of the self programming library

## For details, see 1.1 Differences Between Conventional-specification Products ( $\mu$ PD78F05xx, 78F05xxD) and Expanded-specification Products ( $\mu$ PD78F05xxA, 78F05xxDA).

Purpose This manual is intended to give users an understanding of the functions described in the Organization below. Organization The manual for the 78K0/Kx2 microcontrollers is separated into two parts: this manual and the instructions edition (common to the 78K0 microcontrollers). 78K0/Kx2 78K/0 Series User's Manual **User's Manual** (This Manual) Instructions • Pin functions • CPU functions Internal block functions Instruction set Interrupts · Explanation of each instruction Other on-chip peripheral functions • Electrical specifications How to Read This Manual It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers. • When using this manual as the manual for (A) grade products and (A2) grade products of the 78K0/Kx2 microcontrollers:  $\rightarrow$ Only the quality grade differs between standard products and (A), (A2) grade products. Read the part number as follows. •  $\mu$ PD78F05xx $\rightarrow \mu$ PD78F05xx(A), 78F05xx(A2) •  $\mu$ PD78F05xxA $\rightarrow \mu$ PD78F05xxA(A), 78F05xxA(A2) • To gain a general understanding of functions:  $\rightarrow$  Read this manual in the order of the **CONTENTS**. The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field. How to interpret the register format:  $\rightarrow$  For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the RA78K0, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0. • To check the details of a register when you know the register name: → See APPENDIX C REGISTER INDEX.

## 1.4 Ordering Information

### [Part Number]



Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by Renesas Electronics to know the specification of quality grade on the devices and its recommended applications.



## (1) Port functions (2/2): 78K0/KF2

Function Name	I/O	Function	After Reset	Alternate Function
P70 to P77	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	KR0 to KR7
P120	I/O	Port 12.	Input port	INTP0/EXLVI
P121		5-bit I/O port.		X1/OCD0A <sup>Note</sup>
P122		Only for P120, use of an on-chip pull-up resistor can be		X2/EXCLK/OCD0B <sup>Note</sup>
P123		specified by a software setting.		XT1
P124				XT2/EXCLKS
P130	Output	Port 13. 1-bit output-only port.	Output port	-
P140	I/O	Port 14.	Input port	PCL/INTP6
P141		6-bit I/O port.		BUZ/BUSY0/INTP7
P142		Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.		SCKA0
P143				SIA0
P144				SOA0
P145	1			STB0

Note µPD78F0547D and 78F0547DA (product with on-chip debug function) only

## (2) Non-port functions (1/3): 78K0/KF2

Function Name	I/O	Function	After Reset	Alternate Function
ANI0 to ANI7	Input	A/D converter analog input	Analog input	P20 to P27
BUSY0	Input	CSIA0 busy input	Input port	P141/BUZ/INTP7
BUZ	Output	Buzzer output	Input port	P141/BUSY0/INTP7
EXLVI	Input	Potential input for external low-voltage detection	Input port	P120/INTP0
EXSCL0	Input	External clock input for I <sup>2</sup> C. To input an external clock, input a clock of 6.4 MHz.	Input port	P62
FLMD0	_	Flash memory programming mode setting	-	_
INTP0	Input	External interrupt request input for which the valid edge	Input port	P120/EXLVI
INTP1		(rising edge, falling edge, or both rising and falling edges)		P30
INTP2		can be specified		P31/OCD1A <sup>Note</sup>
INTP3				P32/OCD1B <sup>Note</sup>
INTP4				P33/TI51/TO51
INTP5				P16/TOH1
INTP6				P140/PCL
INTP7				P141/BUZ/BUSY0
KR0 to KR7	Input	Key interrupt input	Input port	P70 to P77

Note µPD78F0547D and 78F0547DA (product with on-chip debug function) only



Pin Name	I/O Circuit Type	I/O	Recommended Connection of	Unused Pins
P30/INTP1	5-AQ	I/O	put: Independently connect to EVDD of	or EVss via a resistor.
P31/INTP2/OCD1A <sup>Note 1</sup>			utput: Leave open.	
P32/INTP3/OCD1B				
P33/TI51/TO51/INTP4				
P40 to P47	5-AG			
P50 to P57				
P60/SCL0	13-AI		put: Independently connect to EVDD of	or EVss via a resistor, or
P61/SDA0			connect directly to EVss.	
P62/EXSCL0			utput: Leave this pin open at low-level	output after clearing
P63	13-P			
P64 to P67	5-AG		put: Independently connect to EVDD of	or EVss via a resistor.
P70/KR0 to P77/KR7	5-AQ		utput: Leave open.	
P120/INTP0/EXLVI				
P121/X1/OCD0A <sup>Notes 1, 2</sup>	37		put: Independently connect to VDD or	Vss via a resistor.
P122/X2/EXCLK/			utput: Leave open.	
OCD0B <sup>Notes 2</sup>				
P123/XT1 <sup>Note 2</sup>				
P124/XT2/EXCLKSNote 2				
P130	3-C	Output	eave open.	

Table 2-3. Pin I/O Circuit Types (2/3)

**Notes 1.** Process the P31/INTP2/OCD1A and P121/X1/OCD0A pins of the products mounted with the on-chip debug function (μPD78F05xxD and 78F05xxDA) as follows, when it is not used when it is connected to a flash memory programmer or an on-chip debug emulator.

		P31/INTP2/OCD1A	P121/X1/OCD0A		
Flash memory programmer connection		Connect to EVss via a	Connect to Vss via a		
On-chip debug During reset		resistor.	resistor.		
emulator connection (when it is not used as an on-chip debug mode setting pin)	During reset released	Input: Connect to EVDD or EVss via a resistor. Output: Leave open.	Input: Connect to V <sub>DD</sub> or Vss via a resistor. Output: Leave open.		

2. Use recommended connection above in I/O port mode (see Figure 6-3 and Figure 6-4 Format of Clock Operation Mode Select Register (OSCCTL)) when these pins are not used.

Remark With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.



Figure 5-3. Block Diagram of P02 (2/2)



## (2) 78K0/KE2 products whose flash memory is at least 48 KB and 78K0/KF2

- P0: Port register 0
- PU0: Pull-up resistor option register 0
- PM0: Port mode register 0
- RD: Read signal
- WR××: Write signal

**Remark** With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.



## 7.4.5 Free-running timer operation

When bits 3 and 2 (TMC0n3 and TMC0n2) of 16-bit timer mode control register 0n (TMC0n) are set to 01 (free-running timer mode), 16-bit timer/event counter 0n continues counting up in synchronization with the count clock. When it has counted up to FFFFH, the overflow flag (OVF0n) is set to 1 at the next clock, and TM0n is cleared (to 0000H) and continues counting. Clear OVF0n to 0 by executing the CLR instruction via software.

The following three types of free-running timer operations are available.

- Both CR00n and CR01n are used as compare registers.
- One of CR00n or CR01n is used as a compare register and the other is used as a capture register.
- Both CR00n and CR01n are used as capture registers.

Remarks 1. For the setting of the I/O pins, see 7.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM00n signal interrupt, see CHAPTER 20 INTERRUPT FUNCTIONS.

## (1) Free-running timer mode operation

(CR00n: compare register, CR01n: compare register)





- **Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
  - n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products



## Figure 12-4. Format of Clock Output Selection Register (CKS) (78K0/KE2, 78K0/KF2)

Address: FF40H After reset: 00H R/W Symbol <7> 6 5 3 2 0 <4> 1 CKS BZOE BCS1 BCS0 CLOE CCS3 CCS2 CCS1 CCS0 BZOE BUZ output enable/disable specification 0 Clock division circuit operation stopped. BUZ fixed to low level. 1 Clock division circuit operation enabled. BUZ output enabled. BCS1 BCS0 BUZ output clock selection Note 1 fprs = 20 MHz fprs = 10 MHz fprs/2<sup>10</sup> 0 19.54 kHz 0 9.77 kHz  $f_{PRS}/2^{11}$ 0 1 4.88 kHz 9.77 kHz  $f_{PRS}/2^{12}$ 1 0 2.44 kHz 4.88 kHz 1 1 fprs/213 1.22 kHz 2.44 kHz CLOE PCL output enable/disable specification 0 Clock division circuit operation stopped. PCL fixed to low level. 1 Clock division circuit operation enabled. PCL output enabled. PCL output clock selection<sup>Note 1</sup> CCS3 CCS2 CCS1 CCS0 fsup = fpbs = fees = 32.768 kHz 10 MHz 20 MHz fprs<sup>Note 2</sup> 0 0 0 10 MHz 0 Setting prohibited<sup>N</sup> 0 0 0 1 fprs/2 5 MHz 10 MHz 0 0 1 0  $f_{PRS}/2^2$ 2.5 MHz 5 MHz 0 fprs/2<sup>3</sup> 1.25 MHz 2.5 MHz 0 1 1 625 kHz 1.25 MHz 0 1 0 0 fprs/2<sup>4</sup> 0 1 0 fprs/2<sup>5</sup> 312.5 kHz 625 kHz 1 0 1 1 0 fprs/2<sup>6</sup> 156.25 kHz 312.5 kHz 0 fprs/27 78.125 kHz 156.25 kHz 1 1 1 1 0 0 0 fsuв 32.768 kHz Setting prohibited Other than above Notes 1. The frequency that can be used for the peripheral hardware clock (fPRs) differs depending on the power supply voltage and product specifications.

Supply Voltage	Conventional-specification Products (µPD78F05xx and 78F05xxD)	Expanded-specification Products (µPD78F05xxA and 78F05xxDA)
$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	$f_{PRS} \leq 20 \ MHz$	fprs ≤ 20 MHz
$2.7~V \leq V_{\text{DD}} < 4.0~V$	$f_{PRS} \leq 10 \text{ MHz}$	
1.8 V $\leq$ V <sub>DD</sub> < 2.7 V (Standard products and	$f_{PRS} \leq 5 MHz$	$f_{PRS} \leq 5 MHz$
(A) grade products only)		

(The values shown in the table above are those when  $f_{PRS} = f_{XH} (XSEL = 1)$ .)



#### 18.5.6 Wait

The wait is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0 pin to low level notifies the communication partner of the wait state. When wait state has been canceled for both the master and slave devices, the next data transfer can begin.

#### Figure 18-18. Wait (1/2)

## (1) When master device has a nine-clock wait and slave device has an eight-clock wait (master transmits, slave receives, and ACKE0 = 1)







#### Figure 18-24. Master Operation in Multi-Master System (2/3)



Address: FFE	EOH After res	et: 00H R/W									
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
IF0L	SREIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF			
Address: FFE1H After reset: 00H R/W Symbol <7> <6> <5> <4> <3> <2> <1> <0>											
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
IF0H	TMIF010	TMIF000	TMIF50	TMIFH0	TMIFH1	DUALIF0	STIF6	SRIF6			
						CSIIF10					
					L	STIF0					
Address: FFE2H After reset: 00H R/W											
Symbol	7	6	5	4	<3>	2	<1>	<0>			
IF1L	0	0	0	0	TMIF51	0	SRIF0	ADIF			
Address: FFE	E3H After r	eset: 00H F	R/W								
Symbol	7	6	5	4	3	2	1	<0>			
IF1H	0	0	0	0	0	0	0	IICIF0			
	XXIFX			Inte	rrupt request	flag					
	0	No interrupt	request signa	l is generated	1						
	1	Interrupt req	uest is genera	ated, interrupt	request statu	IS					

## Figure 20-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H) (78K0/KB2)

Caution Be sure to clear bits 2, 4 to 7 of IF1L and bits 1 to 7 of IF1H to 0.



### (2) Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

MK0L, MK0H, MK1L, and MK1H are set by a 1-bit or 8-bit memory manipulation instruction. When MK0L and MK0H, and MK1L and MK1H are combined to form 16-bit registers MK0 and MK1, they are set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

#### Figure 20-7. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H) (78K0/KB2)

Address: FF	E4H After r	eset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
MK0L	SREMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK		
Address: FF	E5H After r	eset: FFH	R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>		
МКОН	TMMK010	TMMK000	TMMK50	TMMKH0	TMMKH1	DUALMK0	STMK6	SRMK6		
						CSIMK10				
						STMK0				
Address: FF	E6H After r	eset: FFH	R/W							
Symbol	7	6	5	4	<3>	2	<1>	<0>		
MK1L	1	1	1	1	TMMK51	1	SRMK0	ADMK		
Address: FF	E7H After r	eset: FFH	R/W							
Symbol	7	6	5	4	3	2	1	<0>		
MK1H	1	1	1	1	1	1	1	IICMK0		
	ХХМКХ		Interrupt servicing control							
	0	Interrupt ser	vicing enable	b						
	1	Interrupt ser	vicing disable	d						

Caution Be sure to set bits 2, 4 to 7 of MK1L and bits 1 to 7 of MK1H to 1.





#### Figure 23-3. Timing of Reset Due to Watchdog Timer Overflow

- **Notes 1.** P130 pin is not mounted onto 78K0/KB2, and 38-pin and 44-pin products of the 78K0/KC2.
  - 2. Set P130 to high-level output by software.

## Caution A watchdog timer internal reset resets the watchdog timer.

**Remark** When reset is effected, P130 outputs a low level. If P130 is set to output a high level before reset is effected, the output signal of P130 can be dummy-output as the CPU reset signal.



Item			During Reset Period
Sy	stem clock		Clock supply to the CPU is stopped.
	Main system clo	ck free	Operation stopped
		fx	Operation stopped (pin is I/O port mode)
		fexclk	Clock input invalid (pin is I/O port mode)
	Subsystem cloc	k fxt	Operation stopped (pin is I/O port mode)
		<b>f</b> EXCLKS	Clock input invalid (pin is I/O port mode)
	frL		Operation stopped
CF	ับ		
Fla	ash memory		
RAM			
Po	ort (latch)	<u> </u>	
16	-bit timer/event	00	
co	unter	01	
8-t	8-bit timer/event 50		
co	unter	51	
8-t	oit timer	H0	
		H1	
Wa	atch timer		
Watchdog timer			
Clock output			
Bu	izzer output		
A/I	D converter		
Se	rial interface	UART0	
	_	UART6	
		CSI10	
		CSI11	
		CSIA0	
		IIC0	
Μι	ultiplier/divider		
Po	wer-on-clear func	tion	Operable
Lo	w-voltage detection	on function	Operation stopped
Ex	ternal interrupt		

Table Le Tr operation etatable baring needer i enea
---

#### Remarks 1. free:

- Internal high-speed oscillation clock,
- fx: X1 clock
- fexclk: External main system clock,

- fxT: XT1 clock
- fexclks: External subsystem clock,
- frel: Internal low-speed oscillation clock
- 2. The functions mounted depend on the product. See 1.7 Block Diagram and 1.8 Outline of Functions.



## 27.3 Writing with Flash Memory Programmer

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

#### (1) On-board programming

The contents of the flash memory can be rewritten after the 78K0/Kx2 microcontrollers have been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

#### (2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the 78K0/Kx2 microcontrollers are mounted on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

#### 27.4 Programming Environment

The environment required for writing a program to the flash memory of the 78K0/Kx2 microcontrollers are illustrated below.



#### Figure 27-3. Environment for Writing Program to Flash Memory

A host machine that controls the dedicated flash memory programmer is necessary.

To interface between the dedicated flash memory programmer and the 78K0/Kx2 microcontrollers, CSI10 or UART6 is used for manipulation such as writing and erasing. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.



# Table 27-14. Processing Time for Self Programming Library(Expanded-specification Products (µPD78F05xxA and 78F05xxDA)) (3/3)

## (4) When high-speed system clock (X1 oscillation or external clock input) is used and entry RAM is located in short direct addressing range

Library Name		Processing Time (µs)				
		Normal Model	of C Compiler	Static Model of C Compiler/Assembler		
		Min.	Max.	Min.	Max.	
Self programming start	brary	34/fcpu				
Initialize library		55/fcpu + 272				
Mode check library		36/fcpu	36/fcpu + 173 30/fcp			
Block blank check librar	1	<b>179/f</b> сри	u + 6108	136/fcpu + 6108		
Block erase library		179/fcpu + 19371	179/fcpu + 267738	136/fcpu + 19371 136/fcpu + 26773		
Word write library		333/fcpu + 247 +	333/fcpu + 247 +	272/fcpu + 247 +	272/fcpu + 247 +	
		136 × w	1647 × w	136 × w	1647 × w	
Block verify library		<b>179/f</b> сри	J+12964	136/fcpu+12964		
Self programming end li	orary		34/	l/fcpu		
Get information library	Option value: 03H	180/fcpu + 261		134/fcpu + 261		
	Option value: 04H	190/fcpu + 254		144/fcpu + 254		
	Option value: 05H	<b>350/f</b> cp	u <b>+ 213</b>	<b>304/f</b> cp	u <b>+ 213</b>	
Set information library		80/fcpu + 42839	80/fcpu + 572592	72/fcpu + 42839	72/fcpu + 572592	
EEPROM write library		333/fcpu + 516 +	333/fcpu + 516 +	268/fcpu + 516 +	268/fcpu + 516 +	
		209 × w	1722 × w	209 × w	1722 × w	

- **Remarks 1.** The above processing times are those when a write start address structure is located in the internal high-speed RAM and during stabilized operation of the internal high-speed oscillator (RSTS = 1).
  - 2. RSTS: Bit 7 of the internal oscillation mode register (RCM)
  - 3. fcpu: CPU operation clock frequency
  - 4. w: Number of words in write data (1 word = 4 bytes)



## Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

## Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 <sup>Note</sup>		5.5	V

**Note** The value depends on the POC detection voltage. When the voltage drops, the data is retained until a POC reset is effected, but data is not retained when a POC reset is effected.





- **Notes 1.** Total current flowing into the internal power supply (V<sub>DD</sub>, EV<sub>DD</sub>), including the peripheral operation current and the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. However, the current flowing into the pull-up resistors and the output current of the port are not included.
  - 2. Not including the operating current of the 8 MHz internal oscillator, 240 kHz internal oscillator, and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - **3.** When AMPH (bit 0 of clock operation mode select register (OSCCTL)) = 0.
  - 4. Not including the operating current of the X1 oscillator, XT1 oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 5. Not including the operating current of the X1 oscillation, 8 MHz internal oscillator and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 6. Not including the operating current of the 240 kHz internal oscillator and XT1 oscillation, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 7. Current flowing only to the A/D converter (AVREF). The current value of the 78K0/Kx2 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
  - 8. Current flowing only to the watchdog timer (including the operating current of the 240 kHz internal oscillator). The current value of the 78K0/Kx2 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
  - **9.** Current flowing only to the LVI circuit. The current value of the 78K0/Kx2 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVI circuit operates.



### Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

#### (1) Basic operation (2/2)

```
(TA = -40 to +110°C, 2.7 V \leq VDD = EVDD \leq 5.5 V, AVREF \leq VDD, VSS = EVSS = AVSS = 0 V)
```

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
External subsystem clock frequency <sup>Note 1</sup>	fexclks		32	32.768	35	kHz
External subsystem clock input high-level width, low-level width <sup>Note 1</sup>	texclksh, texclksl		12			μS
TI000, TI010, TI001, TI011 input high-level width, low-level width	tтіно, tтi∟o	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	2/f <sub>sam</sub> + 0.1 <sup>Note 2</sup>			μs
		$2.7~V \leq V_{\text{DD}} < 4.0~V$	2/f <sub>sam</sub> + 0.2 <sup>Note 2</sup>			μS
TI50, TI51 input frequency	fTI5				10	MHz
TI50, TI51 input high-level width,	t⊤iн₅,		50			ns
low-level width	t⊤ils					
Interrupt input high-level width,	tintн,		1			μS
low-level width	<b>t</b> INTL					
Key interrupt input low-level width	tкв		250			ns
RESET low-level width	trsl		10			μS

Notes 1. The 78K0/KB2 is not provided with a subsystem clock.

2. Selection of fsam = fPRS, fPRS/4, fPRS/256, or fPRS, fPRS/16, fPRS/64 is possible using bits 0 and 1 (PRM000, PRM001 or PRM010, PRM011) of prescaler mode registers 00 and 01 (PRM00, PRM01). Note that when selecting the TI000 or TI001 valid edge as the count clock, fsam = fPRS.



## Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

## DC Characteristics (4/4)

(TA = -40 to +125°C, 2.7 V $\leq$ VDD = EVDD $\leq$ 5.5 V	$I$ , AVREF $\leq$ VDD, VSS = EVSS = AVSS = 0 V)
---	--

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	IDD1	Operating mode	fхн = 20 MHz,	Square wave input		3.2	8.3	mA
			$V_{\text{DD}} = 5.0 \text{ V}^{Note 2}$	Resonator connection		4.5	10.5	mA
			fхн = 10 MHz,	Square wave input		1.6	4.2	mA
			$V_{\text{DD}} = 5.0 \text{ V}^{Notes 2, 3}$	Resonator connection		2.3	5.9	mA
			fхн = 10 MHz	Square wave input		1.5	4.1	mA
			$V_{\text{DD}} = 3.0 \ V^{\text{Notes 2, 3}}$	Resonator connection		2.2	4.8	mA
			fхн = 5 MHz,	Square wave input		0.9	2.4	mA
			$V_{\text{DD}} = 3.0 \ V^{\text{Notes 2, 3}}$	Resonator connection		1.3	3.0	mA
			$f_{RH} = 8 \text{ MHz}, V_{DD} = 5.0 \text{ V}^{Note 4}$			1.4	3.8	mA
			fsuв = 32.768 kHz,	Square wave input		6	138	μA
			$V_{\text{DD}} = 5.0 \text{ V}^{\text{Note 5}}$	Resonator connection		15	145	μA
	Idd2	HALT mode	fхн = 20 MHz,	Square wave input		0.8	3.9	mA
			$V_{\text{DD}} = 5.0 \text{ V}^{\text{Note 2}}$	Resonator connection		2.0	6.6	mA
			fхн = 10 MHz,	Square wave input		0.4	2.0	mA
			$V_{DD} = 5.0 V^{Notes 2, 3}$	Resonator connection		1.0	3.6	mA
			fхн = 5 MHz,	Square wave input		0.2	1.0	mA
			$V_{\text{DD}} = 3.0 \ V^{Notes 2, 3}$	Resonator connection		0.5	1.7	mA
			$f_{\text{RH}}=8~\text{MHz},~V_{\text{DD}}=5.0~\text{V}^{\text{Note 4}}$			0.4	1.8	mA
			fsuв = 32.768 kHz,	Square wave input		3.0	133	μA
			$V_{\text{DD}} = 5.0 \text{ V}^{\text{Note 5}}$	Resonator connection		12	138	μA
		STOP mode				1	100	μA
			$T_A = -40 \text{ to } +70 ^{\circ}\text{C}$			1	10	μA
A/D converter operating current	ADC <sup>Note 7</sup>	$2.7 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \text{ ADCS} = 1$				0.86	2.9	mA
Watchdog timer operating current	WDT <sup>Note 8</sup>	During 240 kHz internal low-speed oscillation clock operation				5	15	μA
LVI operating current	LVI <sup>Note 9</sup>					9	27	μA

Remarks 1. fxH: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. free: Internal high-speed oscillation clock frequency
- 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or external subsystem clock frequency)

(Notes on next page)

## 78K0/Kx2

