E. Kenesas Electronics America Inc - UPD78F0513AGA-GAM-AX Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	41
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0513aga-gam-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CONTENTS

CHAPT	FER 1 OUTLINE	19
1.1	Differences Between Conventional-specification Products (uPD78F05xx and 78F	-05xxD) and
	Expanded-specification Products (μ PD78F05xxA and 78F05xxDA)	
	1.1.1 A/D conversion time	20
	1.1.2 X1 oscillator characteristics	20
	1.1.3 Time Instruction cycle, peripheral hardware clock frequency, external main system clo	ck frequency,
	external main system clock input high-level width, and external main system clock inp	ut low-level
	width (AC characteristics)	
	1.1.4 Number of flash memory rewrites and retention time	22
	1.1.5 Processing time for self programming library	23
	1.1.6 Interrupt response time for self programming library	29
1.2	Features	33
1.3	Applications	
1.4	Ordering Information	35
	1.5.1 78K0/KB2	42
	1.5.2 78K0/KC2	44
	1.5.3 78K0/KD2	47
	1.5.4 78K0/KE2	48
	1.5.5 78K0/KF2	50
1.6	Pin Identification	51
1.7	Block Diagram	52
	1.7.1 78K0/KB2	52
	1.7.2 78K0/KC2	53
	1.7.3 78K0/KD2	54
	1.7.4 78K0/KE2	55
	1.7.5 78K0/KF2	56
1.8	Outline of Functions	57
CHAPT	TER 2 PIN FUNCTIONS	60
2.1	Pin Function List	60
	2.1.1 78K0/KB2	61
	2.1.2 78K0/KC2	64
	2.1.3 78K0/KD2	67
	2.1.4 78K0/KE2	
	2.1.5 78K0/KF2	74
2.2	Description of Pin Functions	
	2.2.1 P00 to P06 (port 0)	
	2.2.2 P10 to P17 (port 1)	
	2.2.3 P20 to P27 (port 2)	81
	2.2.4 P30 to P33 (port 3)	82
	2.2.5 P40 to P47 (port 4)	83
	2.2.6 P50 to P57 (port 5)	84
	2.2.7 P60 to P67 (port 6)	84
	2.2.8 P70 to P77 (port 7)	85
	2.2.9 P120 to P124 (port 12)	86



(2) Expanded-specification products (µPD78F05xxA and 78F05xxDA) (1/2)

<1> When internal high-speed oscillation clock is used

Library Name	Interrupt Response Time (µs (Max.))				
	Normal Model	of C Compiler	Static Model of C Compiler/Assembler		
	Entry RAM location	Entry RAM location	Entry RAM location	Entry RAM location	
	is outside short	is in short direct	is outside short	is in short direct	
	direct addressing	addressing range	direct addressing	addressing range	
	range		range		
Block blank check library	1100.9	431.9	1095.3	426.3	
Block erase library	1452.9	783.9	1447.3	778.3	
Word write library	1247.2	579.2	1239.2	571.2	
Block verify library	1125.9	455.9	1120.3	450.3	
Set information library	906.9	312.0	905.8	311.0	
EEPROM write library	1215.2	547.2	1213.9	545.9	

Remarks 1. The above interrupt response times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).

2. RSTS: Bit 7 of the internal oscillation mode register (RCM)

<2> When high-speed system clock is used (normal model of C compiler)

Library Name		Interrupt Response Time (μs (Max.))			
	RSTOP = 0), RSTS = 1	RSTOP = 1		
	Entry RAM location	Entry RAM location	Entry RAM location	Entry RAM location	
	is outside short	is in short direct	is outside short	is in short direct	
	direct addressing	addressing range	direct addressing	addressing range	
	range		range		
Block blank check library	179/fcpu + 567	179/fcpu + 246	179/fcpu + 1708	179/fcpu + 569	
Block erase library	179/fcpu + 780	179/fcpu + 459	179/fcpu + 1921	179/fcpu + 782	
Word write library	333/fcpu + 763	333/fcpu + 443	333/fcpu + 1871	333/fcpu + 767	
Block verify library	179/fcpu + 580	179/fcpu + 259	179/fcpu + 1721	179/fcpu + 582	
Set information library	80/fcpu + 456	80/fcpu + 200	80/fcpu + 1598	80/fcpu + 459	
EEPROM write library ^{Note}	29/fcpu + 767	29/fcpu + 447	29/fcpu + 767	29/fcpu + 447	
	333/fcpu + 696	333/fcpu + 376	333/fcpu + 1838	333/fcpu + 700	

Note The longer value of the EEPROM write library interrupt response time becomes the Max. value, depending on the value of fcPu.

Remarks 1. fcPU: CPU operation clock frequency

- 2. RSTOP: Bit 0 of the internal oscillation mode register (RCM)
- 3. RSTS: Bit 7 of the internal oscillation mode register (RCM)

3.2.3 Special function registers (SFRs)

Unlike a general-purpose register, each special function register has a special function. SFRs are allocated to the FF00H to FFFFH area.

Special function registers can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulatable bit units, 1, 8, and 16, depend on the special function register type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

• 8-bit manipulation

Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-8 gives a list of the special function registers. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of a special function register. It is a reserved word in the RA78K0, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0. When using the RA78K0, ID78K0-QB, SM+ for 78K0, and SM+ for 78K0/KX2, symbols can be written as an instruction operand.

• R/W

Indicates whether the corresponding special function register can be read or written.

- R/W: Read/write enable
- R: Read only
- W: Write only
- Manipulatable bit units

Indicates the manipulatable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

• After reset

Indicates each register status upon reset signal generation.



<2> Setting the high-speed system clock as the main system clock (MCM register) When XSEL and MCM0 are set to 1, the high-speed system clock is supplied as the main system clock and peripheral hardware clock.

XSEL	MCM0	Selection of Main System Clock and Clock Supplied to Peripheral Hardware			
		Main System Clock (fxp) Peripheral Hardware Clock (fpr			
1	1	High-speed system clock (fхн)	High-speed system clock (fxH)		

Caution If the high-speed system clock is selected as the main system clock, a clock other than the high-speed system clock cannot be set as the peripheral hardware clock.

<3> Setting the main system clock as the CPU clock and selecting the division ratio (PCC register) When CSS is cleared to 0, the main system clock is supplied to the CPU. To select the CPU clock division ratio, use PCC0, PCC1, and PCC2.

CSS	PCC2	PCC1	PCC0	CPU Clock (fcPu) Selection
0	0	0	0	fxp
	0	0	1	fxp/2 (default)
	0	1	0	fxp/2 ²
	0	1	1	fxp/2 ³
	1	0	0	fxp/2 ⁴
	Ot	her than abo	ve	Setting prohibited

(4) Example of setting procedure when stopping the high-speed system clock

The high-speed system clock can be stopped in the following two ways.

- Executing the STOP instruction and stopping the X1 oscillation (disabling clock input if the external clock is used)
- Setting MSTOP to 1 and stopping the X1 oscillation (disabling clock input if the external clock is used)

(a) To execute a STOP instruction

<1> Setting to stop peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 22 STANDBY FUNCTION**).

- <2> Setting the X1 clock oscillation stabilization time after standby release When the CPU is operating on the X1 clock, set the value of the OSTS register before the STOP instruction is executed.
- <3> Executing the STOP instruction When the STOP instruction is executed, the system is placed in the STOP mode and X1 oscillation is stopped (the input of the external clock is disabled).



(iii) Setting range when CR00n or CR01n is used as a compare register

When CR00n or CR01n is used as a compare register, set it as shown below.

Operation	CR00n Register Setting Range	CR01n Register Setting Range	
Operation as interval timer	$0000H < N \le FFFFH$	$0000 H^{\text{Note}} \leq M \leq \text{FFFH}$	
Operation as square-wave output		Normally, this setting is not used. Mask the	
Operation as external event counter		match interrupt signal (INTTM01n).	
Operation in the clear & start mode entered by TI00n pin valid edge input	$0000H^{\text{Note}} \leq N \leq \text{FFFFH}$	$0000H^{\text{Note}} \leq M \leq \text{FFFFH}$	
Operation as free-running timer			
Operation as PPG output	$M < N \le FFFFH$	$0000 H^{\text{Note}} \leq M < N$	
Operation as one-shot pulse output	$0000H^{\text{Note}} \leq N \leq \text{FFFH} \ (N \neq M)$	$0000H^{Note} \le M \le FFFFH (M \ne N)$	

- **Note** When 0000H is set, a match interrupt immediately after the timer operation does not occur and timer output is not changed, and the first match timing is as follows. A match interrupt occurs at the timing when the timer counter (TM0n register) is changed from 0000H to 0001H.
 - · When the timer counter is cleared due to overflow
 - When the timer counter is cleared due to TI00n pin valid edge (when clear & start mode is entered by TI00n pin valid edge input)
 - When the timer counter is cleared due to compare match (when clear & start mode is entered by match between TM0n and CR00n (CR00n = other than 0000H, CR01n = 0000H))



- Remarks 1. N: CR00n register set value, M: CR01n register set value
 - 2. For details of TMC0n3 and TMC0n2, see 7.3 (1) 16-bit timer mode control register 0n (TMC0n).
 - **3.** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
 - n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products



9.4.2 Operation as PWM output

In PWM output mode, a pulse with an arbitrary duty and arbitrary cycle can be output.

The 8-bit timer compare register 0n (CMP0n) controls the cycle of timer output (TOHn). Rewriting the CMP0n register during timer operation is prohibited.

The 8-bit timer compare register 1n (CMP1n) controls the duty of timer output (TOHn). Rewriting the CMP1n register during timer operation is possible.

The operation in PWM output mode is as follows.

PWM output (TOHn output) outputs an active level and 8-bit timer counter Hn is cleared to 0 when 8-bit timer counter Hn and the CMP0n register match after the timer count is started. PWM output (TOHn output) outputs an inactive level when 8-bit timer counter Hn and the CMP1n register match.

Setting

<1> Set each register.

Figure 9-11. Register Setting in PWM Output Mode

(i) Setting timer H mode register n (TMHMDn)



(ii) Setting CMP0n register

• Compare value (N): Cycle setting

(iii) Setting CMP1n register

• Compare value (M): Duty setting

Remarks 1. n = 0, 1

2. $00H \le CMP1n (M) < CMP0n (N) \le FFH$

- <2> The count operation starts when TMHEn = 1.
- <3> The CMP0n register is the compare register that is to be compared first after counter operation is enabled. When the values of the 8-bit timer counter Hn and the CMP0n register match, the 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and an active level is output. At the same time, the compare register to be compared with the 8-bit timer counter Hn is changed from the CMP0n register to the CMP1n register.
- <4> When the 8-bit timer counter Hn and the CMP1n register match, an inactive level is output and the compare register to be compared with the 8-bit timer counter Hn is changed from the CMP1n register to the CMP0n register. At this time, the 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.



- <5> By performing procedures <3> and <4> repeatedly, a pulse with an arbitrary duty can be obtained.
- <6> To stop the count operation, set TMHEn = 0.

If the setting value of the CMP0n register is N, the setting value of the CMP1n register is M, and the count clock frequency is f_{CNT}, the PWM pulse output cycle and duty are as follows.

- PWM pulse output cycle = (N + 1)/fcNT
- Duty = (M + 1)/(N + 1)
- Cautions 1. The set value of the CMP1n register can be changed while the timer counter is operating. However, this takes a duration of three operating clocks (signal selected by the CKSn2 to CKSn0 bits of the TMHMDn register) from when the value of the CMP1n register is changed until the value is transferred to the register.
 - 2. Be sure to set the CMP1n register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMP1n register).
 - Make sure that the CMP1n register setting value (M) and CMP0n register setting value (N) are within the following range.
 00H ≤ CMP1n (M) < CMP0n (N) ≤ FFH
- Remarks 1. For the setting of the output pin, see 9.3 (3) Port mode register 1 (PM1).
 - 2. For details on how to enable the INTTMHn signal interrupt, see CHAPTER 20 INTERRUPT FUNCTIONS.
 - **3.** n = 0, 1



Caution Do not change the count clock and interval time (by setting bits 4 to 7 (WTM4 to WTM7) of WTM) during watch timer operation.

Remarks 1. fw: Watch timer clock frequency (fPRs/2⁷ or fsub)

- 2. fprs: Peripheral hardware clock frequency
- 3. fsub: Subsystem clock frequency



Address: FF56H After reset: 00H R/W

Symbol	7	6	5	4	3	:	2	1	0
CKSR6	0	0	0	0	TPS6	53 TP	S62 -	TPS61	TPS60
	TPS63	TPS62	TPS61	TPS60		Base clo	ock (fxclk6) s	election ^{Note 1}	
						fprs =	fprs =	fprs =	fprs =
						2 MHz	5 MHz	10 MHz	20 MHz
	0	0	0	0	fprs ^{Note 2}	2 MHz	5 MHz	10 MHz	20 MHz ^{Note 3}
	0	0	0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz
	0	0	1	0	fprs/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz
	0	0	1	1	fprs/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz
	0	1	0	0	fprs/2 ⁴	125 kHz	312.5 kHz	625 kHz	1.25 MHz
	0	1	0	1	fprs/2⁵	62.5 kHz	156.25 kHz	312.5 kHz	625 kHz
	0	1	1	0	fprs/2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz
	0	1	1	1	fprs/27	15.625 kHz	39.06 kHz	78.13 kHz	156.25 kHz
	1	0	0	0	fprs/2 ⁸	7.813 kHz	19.53 kHz	39.06 kHz	78.13 kHz
	1	0	0	1	fprs/2 ⁹	3.906 kHz	9.77 kHz	19.53 kHz	39.06 kHz
	1	0	1	0	fprs/2 ¹⁰	1.953 kHz	4.88 kHz	9.77 kHz	19.53 kHz
	1	0	1	1	TM50 o	utput ^{Note 4}			
		Other that	an above		Setting	prohibited			

Figure 15-8. Format of Clock Selection Register 6 (CKSR6)

Notes 1. The frequency that can be used for the peripheral hardware clock (fPRs) differs depending on the power supply voltage and product specifications.

Supply Voltage	Conventional-specification Products (µPD78F05xx and 78F05xxD)	Expanded-specification Products (µPD78F05xxA and 78F05xxDA)
$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	fprs ≤ 20 MHz	fprs ≤ 20 MHz
$2.7~V \leq V_{\text{DD}} < 4.0~V$	fprs ≤ 10 MHz	
$\begin{array}{l} 1.8 \ V \leq V_{DD} < 2.7 \ V \\ (Standard \ products \ and \\ (A) \ grade \ products \ only) \end{array}$	fprs ≤ 5 MHz	fprs ≤ 5 MHz

(The values shown in the table above are those when fPRS = fXH (XSEL = 1).)

- 2. If the peripheral hardware clock (fPRs) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when 1.8 V \leq VDD < 2.7 V, the setting of TPS63 = TPS62 = TPS61 = TPS60 = 0 (base clock: fPRs) is prohibited.
- 3. This is settable only if 4.0 V \leq V_DD \leq 5.5 V.
- 4. Note the following points when selecting the TM50 output as the base clock.
 - Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0) Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).
 - PWM mode (TMC506 = 1) Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.
 - It is not necessary to enable (TOE50 = 1) TO50 output in any mode.

Figure 16-4. Format of Serial Operation Mode Register 11 (CSIM11)

Address: FF88H After reset: 00H R/WNote1

Symbo CSIM1

ol	<7>	6	5	4	3	2	1	0
1	CSIE11	TRMD11	SSE11	DIR11	0	0	0	CSOT11

CSIE11	Operation control in 3-wire serial I/O mode
0	Disables operation ^{Note 2} and asynchronously resets the internal circuit ^{Note 3} .
1	Enables operation

TRMD11 ^{Note 4}	Transmit/receive mode control
0 ^{Note 5}	Receive mode (transmission disabled).
1	Transmit/receive mode

SSE11 ^{Notes 6, 7}	SSI11 pin use selection
0	SSI11 pin is not used
1	SSI11 pin is used

DIR11 ^{Note 8}	First bit specification
0	MSB
1	LSB

CSOT11	Communication status flag
0	Communication is stopped.
1	Communication is in progress.

Notes 1. Bit 0 is a read-only bit.

- 2. To use P02/SO11, P04/SCK11, and P05/SSI11/TI001 as general-purpose ports, set CSIM11 in the default status (00H).
- 3. Bit 0 (CSOT11) of CSIM11 and serial I/O shift register 11 (SIO11) are reset.
- 4. Do not rewrite TRMD11 when CSOT11 = 1 (during serial communication).
- 5. The SO11 output (see Figure 16-2) is fixed to the low level when TRMD11 is 0. Reception is started when data is read from SIO11.
- 6. Do not rewrite SSE11 when CSOT11 = 1 (during serial communication).
- 7. Before setting this bit to 1, fix the SSI11 pin input level to 0 or 1.
- 8. Do not rewrite DIR11 when CSOT11 = 1 (during serial communication).



Figure 18-22. Communication Reservation Protocol

- **Note** The communication reservation operation executes a write to IIC shift register 0 (IIC0) when a stop condition interrupt request occurs.
- Remark
 STT0:
 Bit 1 of IIC control register 0 (IICC0)

 MSTS0:
 Bit 7 of IIC status register 0 (IICS0)

 IIC0:
 IIC shift register 0
- (2) When communication reservation function is disabled (bit 0 (IICRSV) of IIC flag register 0 (IICF0) = 1) When bit 1 (STT0) of IIC control register 0 (IICC0) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.
 - When arbitration results in neither master nor slave operation
 - When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when bit 6 (LREL0) of IICC0 register was set to 1)

To confirm whether the start condition was generated or request was rejected, check STCF flag (bit 7 of IICF0). The time shown in Table 18-7 is required until STCF flag is set to 1 after setting STT0 = 1. Therefore, secure the time by software.

CL01	CL00	Wait Period
0	0	6 clocks
0	1	6 clocks
1	0	12 clocks
1	1	3 clocks

Table 18-7. Wait Periods

18.5.15 Cautions

(1) When STCEN (bit 1 of IIC flag register 0 (IICF0)) = 0

Immediately after I^2C operation is enabled (IICE0 = 1), the bus communication status (IICBSY flag (bit 6 of IICF0) = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IIC clock selection register 0 (IICCL0).
- <2> Set bit 7 (IICE0) of IIC control register 0 (IICC0) to 1.
- <3> Set bit 0 (SPT0) of IICC0 to 1.
- (2) When STCEN = 1

Immediately after l^2C operation is enabled (IICE0 = 1), the bus released status (IICBSY = 0) is recognized regardless of the actual bus status. To generate the first start condition (STT0 (bit 1 of IIC control register 0 (IICC0)) = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I²C communications are already in progress

If l^2C operation is enabled and the device participates in communication already in progress when the SDA0 pin is low and the SCL0 pin is high, the macro of l^2C recognizes that the SDA0 pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code, \overline{ACK} is returned, but this interferes with other l^2C communications. To avoid this, start l^2C in the following sequence.

- <1> Clear bit 4 (SPIE0) of IICC0 register to 0 to disable generation of an interrupt request signal (INTIIC0) when the stop condition is detected.
- <2> Set bit 7 (IICE0) of IICC0 register to 1 to enable the operation of l^2C .
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LREL0) of IICC0 register to 1 before ACK is returned (4 to 80 clocks after setting IICE0 bit to 1), to forcibly disable detection.
- (4) Determine the transfer clock frequency by using SMC0, CL01, CL00 bits (bits 3, 1, and 0 of IICL0 register), and CLX0 bit (bit 0 of IICX0 register) before enabling the operation (IICE0 = 1). To change the transfer clock frequency, clear IICE0 bit to 0 once.



- (5) Setting STT0 and SPT0 bits (bits 1 and 0 of IICC0 register) again after they are set and before they are cleared to 0 is prohibited.
- (6) When transmission is reserved, set SPIE0 bit (bit 4 of IICL0 register) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to IIC status register 0 (IICS0) after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set SPIE0 bit to 1 when MSTS0 bit (bit 7 of IIC status register 0 (IICS0) is detected by software.

18.5.16 Communication operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using the 78K0/Kx2 microcontrollers as the master in a single master system is shown below. This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the l^2C bus multimaster system, whether the bus is released or used cannot be judged by the l^2C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the 78K0/Kx2 microcontrollers takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the 78K0/Kx2 microcontrollers looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the 78K0/Kx2 microcontrollers is used as the l^2C bus slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIIC0 interrupt occurrence (communication waiting). When an INTIIC0 interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing.

By checking the flags, necessary communication processing is performed.



(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, does not match address (= extension code))

ST A	D6 to AD0	R/W	ĀĊĸ	D7 to D0	ĀCK	ST	AD6 to AD0	R/W	ĀCK	D7 to D0	ACK	SP
				1 4	2				3		▲4	∆5
	0 - 0001~	110B										
2: IICS	$0 = 0001 \times$	0008										
3: IICS	$0 = 0010 \times$	010B										
4: IICS	0 = 0010×	000B										
	0 = 00000	001B										
Remark	▲ : Alw	ays ge	enerate	ed								
	∆: Ger	nerated	d only	when SPIE) = 1							
	×. Dor	't care	、 ·									

(ii) When WTIM0 = 1 (after restart, does not match address (= extension code))





(g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

(i) When WTIM0 = 0



(ii) When WTIM0 = 1





27.9 Processing Time for Each Command When PG-FP4 or PG-FP5 Is Used (Reference)

The following table shows the processing time for each command (reference) when the PG-FP4 or PG-FP5 is used as a dedicated flash memory programmer.

Table 27-12. Processing Time for Each Command When PG-FP4 or PG-FP5 Is Used (Reference) (1/2)

Command of	Port: CSI-Internal-OSC	Port: UART-Ext-FP4CK (External main system clock (fexclk)),					
10-114		Speed: 11	5,200 bps				
	Speed: 2.5 MHz	Frequency: 2.0 MHz	Frequency: 20 MHz				
Signature	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)				
Blankcheck	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)				
Erase	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)				
Program	2.5 s (TYP.)	5 s (TYP.)	5 s (TYP.)				
Verify	1.5 s (TYP.)	4 s (TYP.)	3.5 s (TYP.)				
E.P.V	3.5 s (TYP.)	6 s (TYP.)	6 s (TYP.)				
Checksum	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)				
Security	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)				

(1) Products with internal ROMs of the 32 KB

(2) Products with internal ROMs of the 60 KB

Command of PG-FP4	Port: CSI-Internal-OSC (Internal high-speed oscillation	Port: UART-Ext-FP4CK (External main system clock (fexclk)),					
		Speed: 115,200 bps					
	Speed: 2.5 MHz	Frequency: 2.0 MHz	Frequency: 20 MHz				
Signature	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)				
Blankcheck	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)				
Erase	1 s (TYP.)	1 s (TYP.)	1 s (TYP.)				
Program	5 s (TYP.)	9 s (TYP.)	9 s (TYP.)				
Verify	2 s (TYP.)	6.5 s (TYP.)	6.5 s (TYP.)				
E.P.V	6 s (TYP.)	10.5 s (TYP.)	10.5 s (TYP.)				
Checksum	0.5 s (TYP.)	1 s (TYP.)	1 s (TYP.)				
Security	0.5 s (TYP.)	0.5 s (TYP.)	0.5 s (TYP.)				

Caution When executing boot swapping, do not use the E.P.V. command with the dedicated flash memory programmer.

- **Notes 1.** Total current flowing into the internal power supply (V_{DD}, EV_{DD}), including the peripheral operation current and the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. However, the current flowing into the pull-up resistors and the output current of the port are not included.
 - Not including the operating current of the 8 MHz internal oscillator, 240 kHz internal oscillator, and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
 - **3.** When AMPH (bit 0 of clock operation mode select register (OSCCTL)) = 0.
 - 4. Not including the operating current of the X1 oscillator, XT1 oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
 - 5. Not including the operating current of the X1 oscillator, 8 MHz internal oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
 - 6. Not including the operating current of the 240 kHz internal oscillator and XT1 oscillation, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
 - 7. Current flowing only to the A/D converter (AVREF). The current value of the 78K0/Kx2 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
 - 8. Current flowing only to the watchdog timer (including the operating current of the 240 kHz internal oscillator). The current value of the 78K0/Kx2 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
 - **9.** Current flowing only to the LVI circuit. The current value of the 78K0/Kx2 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVI circuit operates.



Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

DC Characteristics (3/4)

Parameter	Symbol	Conditi	ons		MIN.	TYP.	MAX.	Unit
Output voltage, low	V _{OL1}	VoL1 P00 to P06, P10 to P17, P30 to P33, P40 to P47,		$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 5.0 \ mA \end{array} \label{eq:DD}$			0.7	V
		P50 to P57, P64 to P67, P70 to P77, P120, P130, P140 to P145	2.7 V ≤ Iol1 = 3.	Vdd < 4.0 V, 0 mA			0.7	V
	Vol2	P20 to P27	AV _{REF} = I _{OL2} = 0.	V _{DD} , 4 mA			0.4	V
		P121 to P124 loL2 = 0.4 mA				0.4	V	
	Vol3	P60 to P63	4.0 V ≤ lo∟1 = 10	V _{DD} ≤ 5.5 V,).0 mA			2.0	V
			$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 3.0 \ mA \end{array} \label{eq:DD}$				0.4	V
			2.7 V ≤ lol1 =3.0	Vdd < 4.0 V,) mA			0.6	V
Input leakage current, high	Ішні	P00 to P06, P10 to P17, P30 to P33, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P120, P140 to P145, FLMD0, RESET	VI = VDD				3	μA
	Ілна	P20 to P27	$V_I = AV_{REF} = V_{DD}$				3	μA
	Іцнз	P121 to 124	V1 =	I/O port mode			3	μA
		(X1, X2, X11, X12)	VDD	OSC mode			20	μA
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30 to P33, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P120, P140 to P145, FLMD0, RESET	Vi = Vss				-3	μA
		P20 to P27	VI = Vss	, $AV_{REF} = V_{DD}$			-3	μA
	Ililis	P121 to 124	Vı =	I/O port mode			-3	μA
		(X1, X2, XT1, XT2)	Vss	OSC mode			-20	μA
Pull-up resistor	Rυ	VI = Vss			10	20	100	kΩ
FLMD0 supply voltage	VIL	In normal operation mode			0		0.2VDD	V
	Vін	In self-programming mode	0.8VDD		VDD	V		

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.







Exchange adapter area: Components up to 17.45 mm in height can be mounted^{Note}
 Emulation probe tip area: Components up to 24.45 mm in height can be mounted^{Note}

Note Height can be adjusted by using space adapters (each adds 2.4 mm)



Figure B-9. For 64-Pin GC Package

Exchange adapter area: Components up to 17.45 mm in height can be mounted^{Note}
 Emulation probe tip area: Components up to 24.45 mm in height can be mounted^{Note}

Note Height can be adjusted by using space adapters (each adds 2.4 mm)

[D] DMUC0:	Multiplier/divider control register 0	625
[E]		
EGN:	External interrupt falling edge enable register	652
EGP:	External interrupt rising edge enable register	652
[1]		
IF0H:	Interrupt request flag register 0H	637
IF0L:	Interrupt request flag register 0L	637
IF1H:	Interrupt request flag register 1H	637
IF1L:	Interrupt request flag register 1L	637
IIC0:	IIC shift register 0	553
IICC0:	IIC control register 0	556
IICCL0:	IIC clock selection register 0	
IICF0:	IIC flag register 0	563
IICS0:	IIC status register 0	561
IICX0:	IIC function expansion register 0	
IMS:	Internal memory size switching register	
ISC:	Input switch control register	
IXS:	Internal expansion RAM size switching register	
[K]		
KRM:	Kev return mode register	
	,	
		000
	Low-voltage detection register	
LVIS:	Low-voltage detection level selection register	
[M]		
MCM:	Main clock mode register	237
MDA0H:	Multiplication/division data register A0	623
MDA0L:	Multiplication/division data register A0	623
MDB0:	Multiplication/division data register B0	624
MK0H:	Interrupt mask flag register 0H	643
MK0L:	Interrupt mask flag register 0L	643
MK1H:	Interrupt mask flag register 1H	643
MK1L:	Interrupt mask flag register 1L	643
MOC:	Main OSC control register	
[O]		
OSCCTL:	Clock operation mode select register	229
OSTC:	Oscillation stabilization time counter status register	238, 667
OSTS:	Oscillation stabilization time select register	239, 668
[P]		
P0:	Port register 0	210
P1:	Port register 1	210
P2:	Port register 2	
P3:	Port register 3	210
P4:	Port register 4	

