# E·XF kenesas Electronics America Inc - UPD78F0521AGB-GAG-AX Datasheet



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	45
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	52-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0521agb-gag-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 3-5. Memory Map (µPD78F0503D, 78F0503DA, 78F0513D, and 78F0513DA)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H, and the on-chip debug security IDs to 0085H to 008EH.

When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H, and the on-chip debug security IDs to 0085H to 008EH and 1085H to 108EH.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.8 Security Settings).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-3 Correspondence Between Address Values and Block Numbers in Flash Memory**.



# Figure 3-23. Data to Be Saved to Stack Memory

# (a) PUSH rp instruction (when SP = FEE0H)



# (b) CALL, CALLF, CALLT instructions (when SP = FEE0H)



#### (c) Interrupt, BRK instructions (when SP = FEE0H)



# CHAPTER 5 PORT FUNCTIONS

# 5.1 Port Functions

Pin I/O buffer power supplies depend on the product. The relationship between these power supplies and the pins is shown below.

#### Table 5-1. Pin I/O Buffer Power Supplies (AVREF, VDD)

- 78K0/KB2: 30-pin plastic SSOP (7.62 mm (300))
- 78K0/KC2: 38-pin plastic SSOP (7.62 mm (300)), 44-pin plastic LQFP (10x10), 48-pin plastic LQFP (fine pitch) (7x7)
- 78K0/KD2: 52-pin plastic LQFP (10x10)

Power Supply	Corresponding Pins
AVREF	P20 to P27
VDD	Pins other than P20 to P27

#### Table 5-2. Pin I/O Buffer Power Supplies (AVREF, EVDD, VDD)

- 78K0/KB2: 36-pin plastic FLGA (4x4)
- 78K0/KE2: 64-pin plastic LQFP (fine pitch) (10x10), 64-pin plastic LQFP (14x14), 64-pin plastic LQFP (12x12), 64-pin plastic TQFP (fine pitch) (7x7), 64-pin plastic FLGA (5x5) , 64-pin plastic FBGA (4x4)
- 78K0/KF2: 80-pin plastic LQFP (14x14), 80-pin plastic LQFP (fine pitch) (12x12)

Power Supply	Corresponding Pins
AVREF	P20 to P27
EVDD	Port pins other than P20 to P27 and P121 to P124
Vdd	P121 to P124     Non-port pins

78K0/Kx2 microcontrollers are provided with digital I/O ports, which enable variety of control operations. The functions of each port are shown in Table 5-3.

In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.



#### (8) Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time when the STOP mode is released. When the X1 clock is selected as the CPU clock, the operation waits for the time set using OSTS after the STOP mode is released.

When the internal high-speed oscillation clock is selected as the CPU clock, confirm with OSTC that the desired oscillation stabilization time has elapsed after the STOP mode is released. The oscillation stabilization time can be checked up to the time set using OSTC.

OSTS can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets OSTS to 05H.

# Figure 6-11. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FFA4H After reset: 05H R/W Symbol 5 2 0 7 6 4 з 1 OSTS 0 0 0 0 0 OSTS2 OSTS1 OSTS0

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection			
				fx = 10 MHz	fx = 20 MHz	
0	0	1	2 <sup>11</sup> /fx	204.8 <i>µ</i> s	102.4 <i>μ</i> s	
0	1	0	2 <sup>13</sup> /fx	819.2 <i>μ</i> s	409.6 <i>μ</i> s	
0	1	1	2 <sup>14</sup> /fx	1.64 ms	819.2 <i>μ</i> s	
1	0	0	2 <sup>15</sup> /fx	3.27 ms	1.64 ms	
1	0	1	2 <sup>16</sup> /fx	6.55 ms	3.27 ms	
0	ther than abo	ve	Setting prohibited			

Cautions 1.	To set the STOP mode when the X1 clock is used as the CPU clock, set OSTS before
	executing the STOP instruction.

- 2. Do not change the value of the OSTS register during the X1 clock oscillation stabilization time.
- 3. The oscillation stabilization time counter counts up to the oscillation stabilization time set by OSTS. If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock, set the oscillation stabilization time as follows.
  - Desired OSTC oscillation stabilization time ≤ Oscillation stabilization time set by OSTS

Note, therefore, that only the status up to the oscillation stabilization time set by OSTS is set to OSTC after STOP mode is released.

4. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

# Figure 7-22. Example of Register Settings for Square-Wave Output Operation

# (a) 16-bit timer mode control register 0n (TMC0n)





# (c) 16-bit timer output control register 0n (TOC0n)



#### (d) Prescaler mode register 0n (PRM0n)



#### (e) 16-bit timer counter 0n (TM0n)

By reading TM0n, the count value can be read.

#### (f) 16-bit capture/compare register 00n (CR00n)

If M is set to CR00n, the interval time is as follows.

• Square wave frequency =  $1 / [2 \times (M + 1) \times Count clock cycle]$ 

Setting CR00n to 0000H is prohibited.

#### (g) 16-bit capture/compare register 01n (CR01n)

Usually, CR01n is not used for the square-wave output function. However, a compare match interrupt (INTTM01n) is generated when the set value of CR01n matches the value of TM0n.

Therefore, mask the interrupt request by using the interrupt mask flag (TMMK01n).

Remark n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products

n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products

# 7.4.5 Free-running timer operation

When bits 3 and 2 (TMC0n3 and TMC0n2) of 16-bit timer mode control register 0n (TMC0n) are set to 01 (free-running timer mode), 16-bit timer/event counter 0n continues counting up in synchronization with the count clock. When it has counted up to FFFFH, the overflow flag (OVF0n) is set to 1 at the next clock, and TM0n is cleared (to 0000H) and continues counting. Clear OVF0n to 0 by executing the CLR instruction via software.

The following three types of free-running timer operations are available.

- Both CR00n and CR01n are used as compare registers.
- One of CR00n or CR01n is used as a compare register and the other is used as a capture register.
- Both CR00n and CR01n are used as capture registers.

Remarks 1. For the setting of the I/O pins, see 7.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM00n signal interrupt, see CHAPTER 20 INTERRUPT FUNCTIONS.

# (1) Free-running timer mode operation

(CR00n: compare register, CR01n: compare register)





- **Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
  - n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products



#### (3) 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored. ADCRH can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 13-7. Format of 8-Bit A/D Conversion Result Register (ADCRH)

Address: I	FF09H A	fter reset:	00H R					
Symbol	7	6	5	4	3	2	1	0
ADCRH								

- Cautions 1. When writing to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.
  - 2. If data is read from ADCRH, a wait cycle is generated. Do not read data from ADCRH when the peripheral hardware clock (fPRs) is stopped. For details, see CHAPTER 36 CAUTIONS FOR WAIT.



# (5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale -3/2LSB) when the digital output changes from 1.....110 to 1.....111.

#### (6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

#### (7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.



#### Figure 13-18. Integral Linearity Error



#### Figure 13-17. Full-Scale Error



Figure 13-19. Differential Linearity Error



#### (8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained. The sampling time is included in the conversion time in the characteristics table.

#### (9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.





- Note 2. Note the following points when selecting the TM50 output as the base clock.
  - Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0)
     Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).
  - PWM mode (TMC506 = 1)
  - Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%. It is not necessary to enable (TOE50 = 1) TO50 output in any mode.
- Cautions 1. Make sure that bit 6 (TXE0) and bit 5 (RXE0) of the ASIM0 register = 0 when rewriting the MDL04 to MDL00 bits.
  - 2. Make sure that bit 7 (POWER0) of the ASIM0 register = 0 when rewriting the TPS01 and TPS00 bits.
  - 3. The baud rate value is the output clock of the 5-bit counter divided by 2.
- Remarks 1. fxclko: Frequency of base clock selected by the TPS01 and TPS00 bits
  - 2. fPRS: Peripheral hardware clock frequency
  - **3.** k: Value set by the MDL04 to MDL00 bits (k = 8, 9, 10, ..., 31)
  - 4. ×: Don't care
  - TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50) TMC501: Bit 1 of TMC50

# (4) Port mode register 1 (PM1)

This register sets port 1 input/output in 1-bit units.

When using the P10/TxD0/SCK10 pin for serial interface data output, clear PM10 to 0 and set the output latch of P10 to 1.

When using the P11/RxD0/SI10 pin for serial interface data input, set PM11 to 1. The output latch of P11 at this time may be 0 or 1.

PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

#### Figure 14-5. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W Symbol 7 6 5 4 3 2 1 0 PM15 PM14 PM13 PM12 PM11 PM1 PM17 PM16 PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)



# (d) Data format

Data is changed in synchronization with the SCKA0 falling edge as shown below.

The data length is fixed to 8 bits and the data transfer direction can be switched by the specification of bit 1 (DIR0) of serial operation mode specification register 0 (CSIMA0).

# Figure 17-21. Format of CSIA0 Transmit/Receive Data







(b) LSB-first (DIR0 bit = 1)



STT0 <sup>Note</sup>	Start	Start condition trigger					
0	Do not generate a start condition.						
1	<ul> <li>When bus is released (in standby state, when IICBSY = 0):</li> <li>If this bit is set (1), a start condition is generated (startup as the master).</li> <li>When a third party is communicating:</li> <li>When communication reservation function is enabled (IICRSV = 0)</li> <li>Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released.</li> <li>When communication reservation function is disabled (IICRSV = 1)</li> <li>Even if this bit is set (1), the STT0 is cleared and the STT0 clear flag (STCF) is set (1). No start condition</li> </ul>						
	generated. In the wait state (when master device): Generates a restart condition after releasing the wait.						
<ul> <li>Cautions concerning set timing</li> <li>For master reception: Cannot be set to 1 during transfer. Can be set to 1 only in the waiting period when ACKE0 been cleared to 0 and slave has been notified of final reception.</li> <li>For master transmission: A start condition cannot be generated normally during the acknowledge period. Set to 1 du the wait period that follows output of the ninth clock.</li> <li>Cannot be set to 1 at the same time as stop condition trigger (SPT0).</li> <li>Setting the STT0 bit to 1 and then patting it again before it is cleared to 0 is prohibited.</li> </ul>							
Condition f	or clearing (STT0 = 0)	Condition for setting (STT0 = 1)					
<ul> <li>Cleared by setting SST0 bit to 1 while communication reservation is prohibited.</li> <li>Cleared by loss in arbitration</li> <li>Cleared after start condition is generated by master device</li> <li>Cleared by LREL0 = 1 (exit from communications)</li> <li>When IICE0 = 0 (operation stop)</li> <li>Reset</li> </ul>		Set by instruction					

# Figure 18-5. Format of IIC Control Register 0 (IICC0) (3/4)

**Note** The signal of this bit is invalid while IICE0 is 0.

Remarks 1. Bit 1 (STT0) becomes 0 when it is read after data setting.

- 2. IICRSV: Bit 0 of IIC flag register (IICF0)
  - STCF: Bit 7 of IIC flag register (IICF0)

<R>



The main processing of the slave operation is explained next.

Start serial interface IIC0 and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

The transmission operation is repeated until the master no longer returns ACK. If ACK is not returned from the master, communication is completed.

For reception, the necessary amount of data is received. When communication is completed,  $\overline{ACK}$  is not returned as the next data. After that, the master generates a stop condition or restart condition. Exit from the communication status occurs in this way.





**Remark** Conform to the specifications of the product that is in communication, regarding the transmission and reception formats.

RENESAS

# (d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

#### (i) When WTIM0 = 0 (after restart, does not match address (= not extension code))



(ii) When WTIM0 = 1 (after restart, does not match address (= not extension code))





# 20.4.4 Interrupt request hold

There are instructions where, even if an interrupt request is issued for them while another instruction is being executed, request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV A, PSW
- MOV PSW, A
- MOV1 PSW. bit, CY
- MOV1 CY, PSW. bit
- AND1 CY, PSW. bit
- OR1 CY, PSW. bit
- XOR1 CY, PSW. bit
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- PUSH PSW
- POP PSW
- BT PSW. bit, \$addr16
- BF PSW. bit, \$addr16
- BTCLR PSW. bit, \$addr16
- El
- DI
- Manipulation instructions for the IF0L, IF0H, IF1L, IF1H, MK0L, MK0H, MK1L, MK1H, PR0L, PR0H, PR1L, and PR1H registers.
- Caution The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared. Therefore, even if a maskable interrupt request is generated during execution of the BRK instruction, the interrupt request is not acknowledged.

Figure 20-23 shows the timing at which interrupt requests are held pending.

#### Figure 20-23. Interrupt Request Hold

CPU processing	Instruction N	Instruction M	PSW and PC saved, jump to interrupt servicing	Interrupt servicing program
∞IF				

Remarks 1. Instruction N: Interrupt request hold instruction

- 2. Instruction M: Instruction other than interrupt request hold instruction
- 3. The  $\times\times$ PR (priority level) values do not affect the operation of  $\times\times$ IF (interrupt request).



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		1.44	1.59	1.74	V
Power supply voltage rise inclination	tртн	$V_{\text{DD}}$ : 0 V $\rightarrow$ change inclination of $V_{\text{POC}}$	0.5			V/ms
Minimum pulse width	tew		200			μS

# 1.59 V POC Circuit Characteristics (TA = -40 to +85°C, Vss = EVss = 0 V)

#### 1.59 V POC Circuit Timing





	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVIO		4.14	4.24	4.34	V
voltage		VLVI1		3.99	4.09	4.19	V
		VLVI2		3.83	3.93	4.03	V
		<b>V</b> LVI3		3.68	3.78	3.88	V
		VLVI4		3.52	3.62	3.72	V
		VLVI5		3.37	3.47	3.57	V
		VLVI6		3.22	3.32	3.42	V
		VLVI7		3.06	3.16	3.26	V
		VLVI8		2.91	3.01	3.11	V
		VLVI9		2.75	2.85	2.95	V
		VLVI10		2.60	2.70	2.80	V
		VLVI11		2.45	2.55	2.65	V
		VLVI12		2.29	2.39	2.49	V
		VLVI13		2.14	2.24	2.34	V
		VLVI14		1.98	2.08	2.18	V
		VLVI15		1.83	1.93	2.03	V
	External input pin <sup>Note 1</sup>	EXLVI	$\text{EXLVI} < \text{V}_{\text{DD}}, \ 1.8 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}$	1.11	1.21	1.31	V
Minimum pı	Ilse width	t∟w		200			μs
Operation s	tabilization wait time <sup>Note 2</sup>	<b>t</b> lwait		10			μS

# $\text{LVI Circuit Characteristics (TA = -40 to +85^{\circ}\text{C}, \text{V}_{\text{POC}} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \text{AV}_{\text{REF}} \leq \text{V}_{\text{DD}}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})}$

Notes 1. The EXLVI/P120/INTP0 pin is used.

2. Time required from setting bit 7 (LVION) of the low-voltage detection register (LVIM) to 1 to operation stabilization

**Remark**  $V_{LVI(n-1)} > V_{LVIn}$ : n = 1 to 15

# LVI Circuit Timing





Parameter	Symbol	(	Conditions	Ratings	Unit
Output current, high	Іон	Per pin	P00 to P06, P10 to P17, P30 to P33, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P120, P130, P140 to P145	-10	mA
		Total of all pins –80 mA	P00 to P04, P40 to P47, P120, P130, P140 to P145	-25	mA
			P05, P06, P10 to P17, P30 to P33, P50 to P57, P64 to P67, P70 to P77	-55	mA
		Per pin	P20 to P27	-0.5	mA
		Total of all pins		-2	mA
		Per pin	P121 to P124	-1	mA
		Total of all pins		-4	mA
Output current, low	lol	Per pin	P00 to P06, P10 to P17, P30 to P33, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P120, P130, P140 to P145	30	mA
		Total of all pins 200 mA	P00 to P04, P40 to P47, P120, P130, P140 to P145	60	mA
			P05, P06, P10 to P17, P30 to P33, P50 to P57, P60 to P67, P70 to P77	140	mA
		Per pin	P20 to P27	1	mA
		Total of all pins		5	mA
		Per pin	P121 to P124	4	mA
		Total of all pins		10	mA
Operating ambient temperature	TA			-40 to +125	°C
Storage temperature	Tstg			-65 to +150	°C

# Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

- Cautions 1. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
  - 2. The value of the current that can be run per pin must satisfy the value of the current per pin and the total value of the currents of all pins.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



#### **AC Characteristics**

# (1) Basic operation (1/2)

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	Тсч	Main system clock (fxP) operation	Conventional-	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.1		32	μS
			specification Products (µPD78F05xx (A2))	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.2		32	μs
			Expanded- specification Products (µPD78F05xxA (A2))	$2.7~V \le V_{DD} \le 5.5~V$	0.1		32	μs
		Subsystem clock (fsub) operation <sup>Note 1</sup>		tion <sup>Note 1</sup>	114	122	125	μS
Peripheral hardware clock frequency	fprs	fprs = fxH (XSEL = 1)	Conventional- specification Products (µPD78F05xx (A2))	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20	MHz
				$2.7~V \leq V_{\text{DD}} < 4.0~V$			10	MHz
			Expanded- specification Products (µPD78F05xxA (A2))	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			20	MHz
				$2.7~V \leq V_{\text{DD}} < 4.0~V$ Note 2			20	MHz
		fprs = frн (XSEL = 0)		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	7.6		8.4	MHz
External main system clock frequency	fexclk	Conventional-specification Products (µPD78F05xx(A2))		$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	1.0 <sup>Note 3</sup>		20.0	MHz
				$2.7~V \leq V_{\text{DD}} < 4.0~V$	1.0 <sup>Note 3</sup>		10.0	MHz
		Expanded-specification Products (µPD78F05xxA(A2))		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0 <sup>Note 3</sup>		20.0	MHz
External main system clock input	ernal main system clock input texclkh, Convention		nal-specification	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	24			ns
high-level width, low-level width	<b>t</b> exclkl	Products (µPD78F05xx(A2))		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	48			ns
		Expanded-specification Products (µPD78F05xxA(A2))		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	24			ns

**Notes 1.** The 78K0/KB2 is not provided with a subsystem clock.

- 2. Characteristics of the main system clock frequency. Set the division clock to be set by a peripheral function to  $f_{XH/2}$  (10 MHz) or less. The multiplier/divider, however, can operate on  $f_{XH}$  (20 MHz).
- 3. 2.0 MHz (MIN.) when using UART6 during on-board programming.

# 34.4 78K0/KE2

• μPD78F0531GB-UEU-A, 78F0532GB-UEU-A, 78F0533GB-UEU-A, 78F0534GB-UEU-A, 78F0535GB-UEU-A, 78F0536GB-UEU-A, 78F0537GB-UEU-A, 78F0537DGB-UEU-A

# 64-PIN PLASTIC LQFP(FINE PITCH)(10x10)



P64GB-50-UEU

• µPD78F0531GA-9EV-A, 78F0532GA-9EV-A, 78F0533GA-9EV-A, 78F0534GA-9EV-A, 78F0535GA-9EV-A, 78F0536GA-9EV-A, 78F0537GA-9EV-A, 78F0537DGA-9EV-A

# 64-PIN PLASTIC TQFP (FINE PITCH) (7x7)



# NOTE

Each lead centerline is located within 0.07 mm of its true position at maximum material condition.

P64GA-40-9EV-1

0.08

0.50

0.50

у

ZD

ΖE

