# E·XF Renesas Electronics America Inc - <u>UPD78F0531AFC-AA1-A Datasheet</u>



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | 78K/0  |
| Core Size                  | 8-Bit  |
| Speed                      | 20MHz  |
| Connectivity               | 3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART                                     |
| Peripherals                | LVD, POR, PWM, WDT   |
| Number of I/O              | 55   |
| Program Memory Size        | 16KB (16K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | ·  |
| RAM Size                   | 768 x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V  |
| Data Converters            | A/D 8x10b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 64-VFLGA   |
| Supplier Device Package    | · ·  |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0531afc-aa1-a |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.7.5 78K0/KF2





2. Available only in the products with on-chip debug function.





# Figure 3-7. Memory Map (μPD78F0515, 78F0515A, 78F0525, 78F0525A, 78F05355, 78F0535A, 78F0545, and 78F0545A)

- **Notes 1.** When boot swap is not used: Set the option bytes to 0080H to 0084H.
  - When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.
  - 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.8 Security Settings).
  - 3. The buffer RAM is incorporated only in the  $\mu$ PD78F0545 and 78F0545A (78K0/KF2). The area from FA00H to FA1FH cannot be used with the  $\mu$ PD78F0515, 78F0515A, 78F0525A, 78F0525A, 78F0535A, and 78F0535A.
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-3 Correspondence Between Address Values and Block Numbers in Flash Memory**.





# 6.4 System Clock Oscillator

#### 6.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (1 to 20 MHz) connected to the X1 and X2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin.

Figure 6-12 shows an example of the external circuit of the X1 oscillator.

#### Figure 6-12. Example of External Circuit of X1 Oscillator

(a) Crystal or ceramic oscillation





(b) External clock

Cautions are listed on the next page.

### 6.4.2 XT1 oscillator

The XT1 oscillator<sup>Note</sup> oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins. An external clock can also be input. In this case, input the clock signal to the EXCLKS pin. Figure 6-13 shows an example of the external circuit of the XT1 oscillator.

**Note** The 78K0/KB2 is not provided with an XT1 oscillator.

#### Figure 6-13. Example of External Circuit of XT1 Oscillator

(a) Crystal oscillation



(b) External clock



Cautions are listed on the next page.





Figure 6-14. Examples of Incorrect Resonator Connection (2/2)

- (c) Wiring near high alternating current
- (d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)



# (e) Signals are fetched



- **Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.
- Caution 2. When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

#### (3) Example of setting procedure when stopping the internal high-speed oscillation clock

- The internal high-speed oscillation clock can be stopped in the following two ways.
- Executing the STOP instruction to set the STOP mode
- Setting RSTOP to 1 and stopping the internal high-speed oscillation clock

#### (a) To execute a STOP instruction

<1> Setting of peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 22 STANDBY FUNCTION**).

<2> Setting the X1 clock oscillation stabilization time after standby release

When the CPU is operating on the X1 clock, set the value of the OSTS register before the STOP instruction is executed. To operate the CPU immediately after the STOP mode has been released, set MCM0 to 0, switch the CPU clock to the internal high-speed oscillation clock, and check that RSTS is 1.

<3> Executing the STOP instruction When the STOP instruction is executed, the system is placed in the STOP mode and internal high-speed oscillation clock is stopped.

### (b) To stop internal high-speed oscillation clock by setting RSTOP to 1

<1> Confirming the CPU clock status (PCC and MCM registers)

Confirm with CLS and MCS that the CPU is operating on a clock other than the internal high-speed oscillation clock.

When CLS = 0 and MCS = 0, the internal high-speed oscillation clock is supplied to the CPU, so change the CPU clock to a clock other than the internal high-speed oscillation clock.

#### • 78K0/KB2

| MCS | CPU Clock Status                      |
|-----|---------------------------------------|
| 0   | Internal high-speed oscillation clock |
| 1   | High-speed system clock               |

#### • 78K0/KC2, 78K0/KD2, 78K0/KE2, and 78K0/KF2

| CLS | MCS | CPU Clock Status                      |  |  |
|-----|-----|---------------------------------------|--|--|
| 0   | 0   | Internal high-speed oscillation clock |  |  |
| 0   | 1   | High-speed system clock               |  |  |
| 1   | ×   | Subsystem clock                       |  |  |

<2> Stopping the internal high-speed oscillation clock (RCM register) When RSTOP is set to 1, internal high-speed oscillation clock is stopped.

Caution Be sure to confirm that MCS = 1 or CLS = 1 when setting RSTOP to 1. In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock.

### 6.6.5 Clocks supplied to CPU and peripheral hardware

The following table shows the relation among the clocks supplied to the CPU and peripheral hardware, and setting of registers.

#### Table 6-4. Clocks Supplied to CPU and Peripheral Hardware, and Register Setting (78K0/KB2)

| Supplied Clock  |                            |   | MCM0 | EXCLK |
|---|----------------------------|---|------|-------|
| Clock Supplied to CPU Clock Supplied to Peripheral Hardware |                            |   |      |       |
| Internal high-speed oscillation clock                       |                            |   | ×    | ×     |
| Internal high-speed oscillation clock X1 clock              |                            | 1 | 0    | 0     |
|   | External main system clock | 1 | 0    | 1     |
| X1 clock  |                            |   | 1    | 0     |
| External main system clock                                  |                            | 1 | 1    | 1     |

**Remarks 1.** The 78K0/KB2 is not provided with a subsystem clock.

- **2.** XSEL: Bit 2 of the main clock mode register (MCM)
  - MCM0: Bit 0 of MCM

EXCLK: Bit 7 of the clock operation mode select register (OSCCTL)

×: don't care

# Table 6-5. Clocks Supplied to CPU and Peripheral Hardware, and Register Setting (78K0/KC2, 78K0/KD2, 78K0/KE2, and 78K0/KF2)

| Supplied Clock   |                                       |   | CSS | MCM0 | EXCLK |
|--|---------------------------------------|---|-----|------|-------|
| Clock Supplied to CPU Clock Supplied to Peripheral Hardw |                                       |   |     |      |       |
| Internal high-speed oscillation clock                    |                                       | 0 | 0   | ×    | ×     |
| Internal high-speed oscillation clock                    | X1 clock                              | 1 | 0   | 0    | 0     |
|  | External main system clock            | 1 | 0   | 0    | 1     |
| X1 clock   | 1                                     | 0 | 1   | 0    |       |
| External main system clock                               |                                       | 1 | 0   | 1    | 1     |
| Subsystem clock  | Internal high-speed oscillation clock | 0 | 1   | ×    | ×     |
|  | X1 clock                              | 1 | 1   | 0    | 0     |
|  |                                       | 1 | 1   | 1    | 0     |
| External main system clock                               |                                       | 1 | 1   | 0    | 1     |
|  |                                       | 1 | 1   | 1    | 1     |

**Remark** XSEL: Bit 2 of the main clock mode register (MCM)

CSS: Bit 4 of the processor clock control register (PCC)

MCM0: Bit 0 of MCM

EXCLK: Bit 7 of the clock operation mode select register (OSCCTL)

×: don't care

#### 6.6.6 CPU clock status transition diagram

Figure 6-17 and 6-18 shows the CPU clock status transition diagram of this product.



- Note Standard and (A) grade products: 1.8 V, (A2) grade products: 2.7 V
- **Remark** In the 2.7 V/1.59 V POC mode (option byte: POCMODE = 1), the CPU clock status changes to (A) in the above figure when the supply voltage exceeds 2.7 V (TYP.), and to (B) after reset processing (11 to  $45 \ \mu$ s).



### 7.4.7 One-shot pulse output operation

A one-shot pulse can be output by setting bits 3 and 2 (TMC0n3 and TMC0n2) of the 16-bit timer mode control register On (TMC0n) to 01 (free-running timer mode) or to 10 (clear & start mode entered by the TI00n pin valid edge) and setting bit 5 (OSPE0n) of 16-bit timer output control register 0n (TOC0n) to 1.

When bit 6 (OSPT0n) of TOC0n is set to 1 or when the valid edge is input to the TI00n pin during timer operation, clearing & starting of TM0n is triggered, and a pulse of the difference between the values of CR00n and CR01n is output only once from the TO0n pin.

- Cautions 1. Do not input the trigger again (setting OSPT0n to 1 or detecting the valid edge of the TI00n pin) while the one-shot pulse is output. To output the one-shot pulse again, generate the trigger after the current one-shot pulse output has completed.
  - 2. To use only the setting of OSPT0n to 1 as the trigger of one-shot pulse output, do not change the level of the TI00n pin or its alternate function port pin. Otherwise, the pulse will be unexpectedly output.

Remarks 1. For the setting of the I/O pins, see 7.3 (5) Port mode register 0 (PM0).

2. For how to enable the INTTM00n signal interrupt, see CHAPTER 20 INTERRUPT FUNCTIONS.



Figure 7-48. Block Diagram of One-Shot Pulse Output Operation

**Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products

n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products



#### (4) Timing of holding data by capture register

(a) When the valid edge is input to the TI00n/TI01n pin and the reverse phase of the TI00n pin is detected while CR00n/CR01n is read, CR01n performs a capture operation but the read value of CR00n/CR01n is not guaranteed. At this time, an interrupt signal (INTTM00n/INTTM01n) is generated when the valid edge of the TI00n/TI01n pin is detected (the interrupt signal is not generated when the reverse-phase edge of the TI00n pin is detected).

When the count value is captured because the valid edge of the TI00n/TI01n pin was detected, read the value of CR00n/CR01n after INTTM00n/INTTM01n is generated.





(b) The values of CR00n and CR01n are not guaranteed after 16-bit timer/event counter 0n stops.

#### (5) Setting valid edge

Set the valid edge of the TI00n pin while the timer operation is stopped (TMC0n3 and TMC0n2 = 00). Set the valid edge by using ES0n0 and ES0n1.

#### (6) Re-triggering one-shot pulse

Make sure that the trigger is not generated while an active level is being output in the one-shot pulse output mode. Be sure to input the next trigger after the current active level is output.

- **Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
  - n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products



# Cautions 4. The operation of the watchdog timer in the HALT and STOP modes differs as follows depending on the set value of bit 0 (LSROSC) of the option byte.

|              | LSROSC = 0 (Internal Low-Speed<br>Oscillator Can Be Stopped by Software) | LSROSC = 1 (Internal Low-Speed<br>Oscillator Cannot Be Stopped) |
|--------------|--|---|
| In HALT mode | Watchdog timer operation stops.  | Watchdog timer operation continues.                             |
| In STOP mode |  |   |

If LSROSC = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is not cleared to 0 but starts counting from the value at which it was stopped.

If oscillation of the internal low-speed oscillator is stopped by setting LSRSTOP (bit 1 of the internal oscillation mode register (RCM) = 1) when LSROSC = 0, the watchdog timer stops operating. At this time, the counter is not cleared to 0.

5. The watchdog timer continues its operation during self-programming and EEPROM emulation of the flash memory. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

# 11.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (0080H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to WDTE during the window open period before the overflow time.

The following overflow time is set.

| WDCS2 | WDCS1 | WDCS0 | Overflow Time of Watchdog Timer              |
|-------|-------|-------|--|
| 0     | 0     | 0     | 2 <sup>10</sup> /f <sub>RL</sub> (3.88 ms)   |
| 0     | 0     | 1     | 2 <sup>11</sup> /f <sub>RL</sub> (7.76 ms)   |
| 0     | 1     | 0     | 2 <sup>12</sup> /f <sub>RL</sub> (15.52 ms)  |
| 0     | 1     | 1     | 2 <sup>13</sup> /f <sub>RL</sub> (31.03 ms)  |
| 1     | 0     | 0     | 2 <sup>14</sup> /f <sub>RL</sub> (62.06 ms)  |
| 1     | 0     | 1     | 2 <sup>15</sup> /f <sub>RL</sub> (124.12 ms) |
| 1     | 1     | 0     | 2 <sup>16</sup> /f <sub>RL</sub> (248.24 ms) |
| 1     | 1     | 1     | 2 <sup>17</sup> /f <sub>RL</sub> (496.48 ms) |

#### Table 11-3. Setting of Overflow Time of Watchdog Timer

Cautions 1. The combination of WDCS2 = WDCS1 = WDCS0 = 0 and WINDOW1 = WINDOW0 = 0 is prohibited.

2. The watchdog timer continues its operation during self-programming and EEPROM emulation of the flash memory. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

Remarks 1. fRL: Internal low-speed oscillation clock frequency

**2.** ( ): f<sub>RL</sub> = 264 kHz (MAX.)



#### (3) 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored. ADCRH can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

#### Figure 13-7. Format of 8-Bit A/D Conversion Result Register (ADCRH)

| Address: I | FF09H A | fter reset: | 00H R |   |   |   |   |   |
|------------|---------|-------------|-------|---|---|---|---|---|
| Symbol     | 7       | 6           | 5     | 4 | 3 | 2 | 1 | 0 |
| ADCRH      |         |             |       |   |   |   |   |   |

- Cautions 1. When writing to the A/D converter mode register (ADM), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM, ADS, and ADPC. Using timing other than the above may cause an incorrect conversion result to be read.
  - 2. If data is read from ADCRH, a wait cycle is generated. Do not read data from ADCRH when the peripheral hardware clock (fPRs) is stopped. For details, see CHAPTER 36 CAUTIONS FOR WAIT.



# (b) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmission and reception sides. With even parity and odd parity, a 1-bit (odd number) error can be detected. With zero parity and no parity, an error cannot be detected.

# (i) Even parity

Transmission

Transmit data, including the parity bit, is controlled so that the number of bits that are "1" is even. The value of the parity bit is as follows.

If transmit data has an odd number of bits that are "1": 1 If transmit data has an even number of bits that are "1": 0

• Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is odd, a parity error occurs.

# (ii) Odd parity

Transmission

Unlike even parity, transmit data, including the parity bit, is controlled so that the number of bits that are "1" is odd.

If transmit data has an odd number of bits that are "1": 0 If transmit data has an even number of bits that are "1": 1

Reception

The number of bits that are "1" in the receive data, including the parity bit, is counted. If it is even, a parity error occurs.

#### (iii) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data. The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

#### (iv) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit when data is received. Because there is no parity bit, a parity error does not occur.





# Figure 16-9. Timing in 3-Wire Serial I/O Mode (2/2)

Note The SSE11 flag and SSI11 pin are available only for serial interface CSI11, and are used in the slave mode.

Remark n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products

n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products

# Figure 18-18. Wait (2/2)



# (2) When master and slave devices both have a nine-clock wait (master transmits, slave receives, and ACKE0 = 1)

Remark ACKE0: Bit 2 of IIC control register 0 (IICC0) WREL0: Bit 5 of IIC control register 0 (IICC0)

A wait may be automatically generated depending on the setting of bit 3 (WTIM0) of IIC control register 0 (IICC0).

Normally, the receiving side cancels the wait state when bit 5 (WREL0) of IICC0 register is set to 1 or when FFH is written to IIC shift register 0 (IIC0), and the transmitting side cancels the wait state when data is written to IIC0 register. The master device can also cancel the wait state via either of the following methods.

- By setting bit 1 (STT0) of IICC0 register to 1
- By setting bit 0 (SPT0) of IICC0 register to 1



# 20.4 Interrupt Servicing Operations

#### 20.4.1 Maskable interrupt acknowledgment

A maskable interrupt becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request (when the ISP flag is reset to 0).

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 20-4 below.

For the interrupt request acknowledgment timing, see Figures 20-20 and 20-21.

|                             | Minimum Time | Maximum Time <sup>∾™</sup> |
|-----------------------------|--------------|----------------------------|
| When $\times \times PR = 0$ | 7 clocks     | 32 clocks                  |
| When ××PR = 1               | 8 clocks     | 33 clocks                  |

Table 20-4. Time from Generation of Maskable Interrupt Until Servicing

Note If an interrupt request is generated just before a divide instruction, the wait time becomes longer.

Remark 1 clock: 1/fcpu (fcpu: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 20-19 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP flag. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.





Figure 24-3. Example of Software Processing After Reset Release (2/2)

Checking reset source



# Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

| Parameter              | Symbol          | Conditions  | Ratings  | Unit |
|------------------------|-----------------|---|--|------|
| Supply voltage         | VDD             |   | -0.5 to +6.5   | V    |
|                        | EVDD            |   | -0.5 to +6.5   | V    |
|                        | Vss             |   | -0.5 to +0.3   | V    |
|                        | EVss            |   | -0.5 to +0.3   | V    |
|                        | AVREF           |   | -0.5 to V <sub>DD</sub> + 0.3 <sup>Note</sup>  | V    |
|                        | AVss            |   | -0.5 to +0.3   | V    |
| REGC pin input voltage | VIREGC          |   | –0.5 to +3.6 and –0.5 to $V_{\text{DD}}$   | V    |
| Input voltage          | VII             | P00 to P06, P10 to P17, P20 to P27, P30<br>to P33, P40 to P47, P50 to P57, P64 to<br>P67, P70 to P77, P120 to P124, P140 to<br>P145, X1, X2, XT1, XT2, RESET, FLMD0 | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>  | V    |
|                        | V <sub>I2</sub> | P60 to P63 (N-ch open drain)  | -0.3 to +6.5   | V    |
| Output voltage         | Vo              |   | -0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup>  | V    |
| Analog input voltage   | Van             | ANI0 to ANI7  | -0.3 to AV <sub>REF</sub> + 0.3 <sup>Note</sup><br>and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note</sup> | V    |

# Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

Note Must be 6.5 V or lower.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



### Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

# DC Characteristics (4/4)

| (TA = -40 to +125°C, 2.7 V $\leq$ VDD = EVDD $\leq$ 5.5 V | $V$ , AV <sub>REF</sub> $\leq$ VDD, VSS = EVSS = AVSS = 0 V) |
|---|--|
|---|--|

| Parameter                           | Symbol                |                         | Conditions                                      |                      | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|-----------------------|-------------------------|---|----------------------|------|------|------|------|
| Supply current <sup>Note 1</sup>    | IDD1                  | Operating               | fхн = 20 MHz,                                   | Square wave input    |      | 3.2  | 8.3  | mA   |
|                                     |                       | mode                    | $V_{\text{DD}} = 5.0 \text{ V}^{Note 2}$        | Resonator connection |      | 4.5  | 10.5 | mA   |
|                                     |                       |                         | fхн = 10 MHz,                                   | Square wave input    |      | 1.6  | 4.2  | mA   |
|                                     |                       |                         | $V_{\text{DD}} = 5.0 \text{ V}^{Notes 2, 3}$    | Resonator connection |      | 2.3  | 5.9  | mA   |
|                                     |                       |                         | fхн = 10 MHz                                    | Square wave input    |      | 1.5  | 4.1  | mA   |
|                                     |                       |                         | $V_{\text{DD}} = 3.0 \ V^{\text{Notes 2, 3}}$   | Resonator connection |      | 2.2  | 4.8  | mA   |
|                                     |                       |                         | fхн = 5 MHz,                                    | Square wave input    |      | 0.9  | 2.4  | mA   |
|                                     |                       |                         | $V_{\text{DD}} = 3.0 \ V^{\text{Notes 2, 3}}$   | Resonator connection |      | 1.3  | 3.0  | mA   |
|                                     |                       |                         | fвн = 8 MHz, Vdd = 5.0                          | V Note 4             |      | 1.4  | 3.8  | mA   |
|                                     |                       |                         | fsuв = 32.768 kHz,                              | Square wave input    |      | 6    | 138  | μA   |
|                                     |                       |                         | $V_{\text{DD}} = 5.0 \text{ V}^{\text{Note 5}}$ | Resonator connection |      | 15   | 145  | μA   |
|                                     | IDD2 HALT<br>mode     | HALT                    | fхн = 20 MHz,                                   | Square wave input    |      | 0.8  | 3.9  | mA   |
|                                     |                       | mode                    | $V_{\text{DD}} = 5.0 \ V^{\text{Note 2}}$       | Resonator connection |      | 2.0  | 6.6  | mA   |
|                                     |                       |                         | fхн = 10 MHz,                                   | Square wave input    |      | 0.4  | 2.0  | mA   |
|                                     |                       |                         | $V_{DD} = 5.0 V^{Notes 2, 3}$                   | Resonator connection |      | 1.0  | 3.6  | mA   |
|                                     |                       |                         | fхн = 5 MHz,                                    | Square wave input    |      | 0.2  | 1.0  | mA   |
|                                     |                       |                         | $V_{\text{DD}} = 3.0 \ V^{\text{Notes 2, 3}}$   | Resonator connection |      | 0.5  | 1.7  | mA   |
|                                     |                       |                         | frн = 8 MHz, Vdd = 5.0                          | V Note 4             |      | 0.4  | 1.8  | mA   |
|                                     |                       |                         | fsuв = 32.768 kHz,                              | Square wave input    |      | 3.0  | 133  | μA   |
|                                     |                       |                         | $V_{\text{DD}} = 5.0 \ V^{\text{Note 5}}$       | Resonator connection |      | 12   | 138  | μA   |
|                                     |                       | STOP mode               | e   |                      |      | 1    | 100  | μA   |
|                                     |                       |                         | $T_A = -40$ to +70 °C                           |                      |      | 1    | 10   | μA   |
| A/D converter<br>operating current  | ADC <sup>Note 7</sup> | 2.7 V ≤ AV <sub>R</sub> | REF $\leq$ VDD, ADCS = 1                        |                      |      | 0.86 | 2.9  | mA   |
| Watchdog timer<br>operating current | WDT <sup>Note 8</sup> | During 240 operation    | kHz internal low-speed                          | oscillation clock    |      | 5    | 15   | μA   |
| LVI operating current               | LVI <sup>Note 9</sup> |                         |   |                      |      | 9    | 27   | μA   |

Remarks 1. fxH: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. free: Internal high-speed oscillation clock frequency
- 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or external subsystem clock frequency)

(Notes on next page)

# CHAPTER 34 PACKAGE DRAWINGS

# 34.1 78K0/KB2

• µPD78F0500MC-5A4-A, 78F0501MC-5A4-A, 78F0502MC-5A4-A, 78F0503MC-5A4-A, 78F0503DMC-5A4-A

# 30-PIN PLASTIC SSOP (7.62 mm (300))









#### NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS                   |
|------|-------------------------------|
| А    | 9.85±0.15                     |
| В    | 0.45 MAX.                     |
| С    | 0.65 (T.P.)                   |
| D    | $0.24\substack{+0.08\\-0.07}$ |
| Е    | 0.1±0.05                      |
| F    | 1.3±0.1                       |
| G    | 1.2                           |
| Н    | 8.1±0.2                       |
| I    | 6.1±0.2                       |
| J    | 1.0±0.2                       |
| К    | 0.17±0.03                     |
| L    | 0.5                           |
| М    | 0.13                          |
| Ν    | 0.10                          |
| Р    | 3°+5°<br>-3°                  |
| Т    | 0.25                          |
| U    | 0.6±0.15                      |
|      | S30MC-65-5A4-2                |

# R01UH0008EJ0401 Rev.4.01 Jul 15, 2010



| QB-MINI2<br>On-chip debug emulator with<br>programming function | This is a flash memory programmer dedicated to microcontrollers with on-chip flash memory. It is available also as on-chip debug emulator which serves to debug hardware and software when developing application systems using the 78K0/Kx2 microcontrollers. When using this as flash memory programmer, it should be used in combination with a connection cable (16-pin cable) and a USB interface cable that is used to connect the host machine. |
|---|--|
| Target connector specifications                                 | 16-pin general-purpose connector (2.54 mm pitch)   |

#### A.3.2 When using on-chip debug emulator with programming function QB-MINI2

- **Remarks 1.** The QB-MINI2 is supplied with a USB interface cable and connection cables (10-pin cable and 16-pin cable), and the 78K0-OCD board. A connection cable (10-pin cable) and the 78K0-OCD board are used only when using the on-chip debug function.
  - 2. Download the software for operating the QB-MINI2 from the download site for development tools (http://www2.renesas.com/micro/en/ods/index.html).

# A.4 Debugging Tools (Hardware)

#### A.4.1 When using in-circuit emulator QB-78K0KX2

| QB-78K0KX2<br>In-circuit emulator                    | This in-circuit emulator serves to debug hardware and software when developing application systems using the 78K0/Kx2 microcontrollers. It supports to the integrated debugger (ID78K0-QB). This emulator should be used in combination with a power supply unit and emulation probe, and the USB is used to connect this emulator to the host machine. |
|--|---|
| QB-144-CA-01<br>Check pin adapter                    | This check pin adapter is used in waveform monitoring using the oscilloscope, etc.  |
| QB-80-EP-01T<br>Emulation probe                      | This emulation probe is flexible type and used to connect the in-circuit emulator and target system.  |
| QB-xxxx-EA-xxx <sup>№0®</sup><br>Exchange adapter    | This exchange adapter is used to perform pin conversion from the in-circuit emulator to target connector.   |
| QB-xxxx-YS-xxx <sup>№ote</sup><br>Space adapter      | This space adapter is used to adjust the height between the target system and in-circuit emulator.  |
| QB-xxxx-YQ-xxx <sup>Note</sup><br>YQ connector       | This YQ connector is used to connect the target connector and exchange adapter.   |
| QB-xxxx-HQ-xxx <sup>Note</sup><br>Mount adapter      | This mount adapter is used to mount the target device with socket.  |
| QB-xxxx-NQ-xxx <sup>Note</sup> ,<br>Target connector | This target connector is used to mount on the target system.  |

(Note and Remarks are listed on the next page or later.)

