

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | 78K/0   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | 3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART                                      |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 55  |
| Program Memory Size        | 24KB (24K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | -   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0532aga-hab-ax |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 3.3.3 Table indirect addressing

#### [Function]

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched.

This function is carried out when the CALLT [addr5] instruction is executed.

This instruction references the address that is indicated by addr5 and is stored in the memory table from 0040H to 007FH, and allows branching to the entire memory space.

# [Illustration]





#### 3.4.7 Based addressing

#### [Function]

8-bit immediate data is added as offset data to the contents of the base register, that is, the HL register pair in the register bank specified by the register bank select flag (RBS0 and RBS1), and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored.

This addressing can be carried out for all of the memory spaces. However, before addressing a memory bank that is not set by the memory bank select register (BANK), change the setting of the memory bank by using BANK.

#### [Operand format]



#### [Description example]

MOV A, [HL + 10H]; when setting byte to 10H



# [Illustration]





| KB2          | KC2          | KD2          | KES          | KF2          | Function<br>Name | I/O | Function   | After<br>Reset | Alternate<br>Function             |
|--------------|--------------|--------------|--------------|--------------|------------------|-----|--|----------------|-----------------------------------|
| $\checkmark$ |              | $\checkmark$ |              |              | P00              | I/O | Port 0.  | Input          | TI000                             |
| $\checkmark$ |              | $\checkmark$ |              | $\checkmark$ | P01              |     | I/O port.  | port           | TI010/TO00                        |
| -            | -            | Note 1       | Note 2       | $\checkmark$ | P02              |     | Input/output can be specified in 1-bit units.                              |                | SO11                              |
| -            | -            | Note 1       | Note 2       | $\checkmark$ | P03              |     | a software setting.  |                | SI11                              |
| _            | -            | -            | Note 2       | $\checkmark$ | P04              |     |  |                | SCK11                             |
| -            | -            | -            | Note 2       | $\checkmark$ | P05              |     |  |                | TI001/SSI11                       |
| _            | -            | -            | Note 2       | $\checkmark$ | P06              |     |  |                | TI011/TO01                        |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P10              | I/O | Port 1.  | Input          | SCK10/TxD0                        |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P11              |     | I/O port.  | port           | SI10/RxD0                         |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P12              |     | Use of an on-chip pull-up resistor can be specified by                     |                | SO10                              |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P13              |     | a software setting.  |                | TxD6                              |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P14              |     |  |                | RxD6                              |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P15              |     |  |                | ТОН0                              |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P16              |     |  |                | TOH1/INTP5                        |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P17              |     |  |                | TI50/TO50                         |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P20              | I/O | Port 2.  | Analog         | ANIO                              |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P21              |     | I/O port.  | input          | ANI1                              |
| $\checkmark$ |              | $\checkmark$ |              | $\checkmark$ | P22              |     | inputoulput can be specified in 1-bit units.                               |                | ANI2                              |
| $\checkmark$ |              | $\checkmark$ |              |              | P23              |     |  |                | ANI3                              |
| -            |              | $\checkmark$ |              | $\checkmark$ | P24              |     |  |                | ANI4                              |
| -            |              | $\checkmark$ |              | $\checkmark$ | P25              |     |  |                | ANI5                              |
| -            | Note 3       |              |              |              | P26              |     |  |                | ANI6                              |
| -            | Note 3       |              |              | $\checkmark$ | P27              |     |  |                | ANI7                              |
| $\checkmark$ |              | $\checkmark$ |              | $\checkmark$ | P30              | I/O | Port 3.  | Analog         | INTP1                             |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P31              |     | I/O port.<br>Input/output can be specified in 1-bit units.                 | input          | INTP2/<br>OCD1A <sup>Note 4</sup> |
| $\checkmark$ | V            | $\checkmark$ | V            | V            | P32              |     | use of an on-chip pull-up resistor can be specified by a software setting. |                | INTP3/<br>OCD1B <sup>Note 4</sup> |
| $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P33              |     |  |                | TI51/TO51/<br>INTP4               |

 Table 5-3.
 Port Functions (1/3)

Notes 1. The 78K0/KD2 products are only provided with port functions (P02 and P03) and not alternate functions.

- 2. The 78K0/KE2 products whose flash memory is less than 32 KB are only provided with port functions (P02 to P06) and not alternate functions. The 78K0/KE2 products whose flash memory is at least 48 KB are provided with port functions (P02 to P06) and alternate functions.
- **3.** This is not mounted onto 38-pin products of the 78K0/KC2. For the 38-pin products, be sure to set bits 6 and 7 of PM2 to "1" and bits 6 and 7 of P2 to "0".
- **4.** OCD1A and OCD1B are provided to the products with an on-chip debug function (μPD78F05xxD and 78F05xxDA) only.

**Remark**  $\sqrt{:}$  Mounted, -: Not mounted

#### Address: FF9FH After reset: 00H R/W Symbol <6> <5> <0> <7> <4> З 2 1 EXCLKS<sup>Note</sup> OSCCTL EXCLK OSCSEL **OSCSELS**<sup>Note</sup> 0 0 0 AMPH EXCLK OSCSEL High-speed system clock P121/X1 pin P122/X2/EXCLK pin pin operation mode 0 0 I/O port mode I/O port X1 oscillation mode 0 Crystal/ceramic resonator connection 1 0 1 I/O port mode I/O port 1 1 External clock input I/O port External clock input mode

Figure 6-4. Format of Clock Operation Mode Select Register (OSCCTL) (78K0/KC2, 78K0/KD2, 78K0/KE2, and 78K0/KF2)

| AMPH | Operating frequency control                   |
|------|---|
| 0    | $1 \text{ MHz} \le f_{XH} \le 10 \text{ MHz}$ |
| 1    | $10 \text{ MHz} < f_{XH} \le 20 \text{ MHz}$  |

**Note** EXCLKS and OSCSELS are used in combination with XTSTART (bit 6 of the processor clock control register (PCC)). See (3) Setting of operation mode for subsystem clock pin.

# Cautions 1. Be sure to set AMPH to 1 if the high-speed system clock oscillation frequency exceeds 10 MHz.

- 2. Set AMPH before setting the main clock mode register (MCM).
- 3. Set AMPH before setting the peripheral functions after a reset release. The value of AMPH can be changed only once after a reset release. When the high-speed system clock (X1 oscillation) is selected as the CPU clock, supply of the CPU clock is stopped for 4.06 to 16.12  $\mu$ s after AMPH is set to 1. When the high-speed system clock (external clock input) is selected as the CPU clock, supply of the CPU clock is stopped for the duration of 160 external clocks after AMPH is set to 1.
- 4. If the STOP instruction is executed when AMPH = 1, supply of the CPU clock is stopped for 4.06 to 16.12  $\mu$ s after the STOP mode is released when the internal high-speed oscillation clock is selected as the CPU clock, or for the duration of 160 external clocks when the high-speed system clock (external clock input) is selected as the CPU clock. When the high-speed system clock (X1 oscillation) is selected as the CPU clock, the oscillation stabilization time is counted after the STOP mode is released.
- 5. To change the value of EXCLK and OSCSEL, be sure to confirm that bit 7 (MSTOP) of the main OSC control register (MOC) is 1 (the X1 oscillator stops or the external clock from the EXCLK pin is disabled).
- 6. Be sure to clear bits 1 to 3 to 0.

Remark fxH: High-speed system clock oscillation frequency

<R>



<2> Setting the high-speed system clock as the main system clock (MCM register) When XSEL and MCM0 are set to 1, the high-speed system clock is supplied as the main system clock and peripheral hardware clock.

| XSEL | MCM0 | Selection of Main System Clock and Clock Supplied to Peripheral Hardware |                                  |  |  |
|------|------|--|----------------------------------|--|--|
|      |      | Main System Clock (fxp)  | Peripheral Hardware Clock (fprs) |  |  |
| 1    | 1    | High-speed system clock (fхн)  | High-speed system clock (fxH)    |  |  |

Caution If the high-speed system clock is selected as the main system clock, a clock other than the high-speed system clock cannot be set as the peripheral hardware clock.

<3> Setting the main system clock as the CPU clock and selecting the division ratio (PCC register) When CSS is cleared to 0, the main system clock is supplied to the CPU. To select the CPU clock division ratio, use PCC0, PCC1, and PCC2.

| CSS | PCC2             | PCC1 | PCC0 | CPU Clock (fcPu) Selection |
|-----|------------------|------|------|----------------------------|
| 0   | 0                | 0    | 0    | fxp                        |
|     | 0                | 0    | 1    | fxp/2 (default)            |
|     | 0                | 1    | 0    | fxp/2 <sup>2</sup>         |
|     | 0 1 1            |      | 1    | fxp/2 <sup>3</sup>         |
|     | 1 0 0            |      | 0    | fxp/2 <sup>4</sup>         |
|     | Other than above |      |      | Setting prohibited         |

# (4) Example of setting procedure when stopping the high-speed system clock

The high-speed system clock can be stopped in the following two ways.

- Executing the STOP instruction and stopping the X1 oscillation (disabling clock input if the external clock is used)
- Setting MSTOP to 1 and stopping the X1 oscillation (disabling clock input if the external clock is used)

#### (a) To execute a STOP instruction

<1> Setting to stop peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 22 STANDBY FUNCTION**).

- <2> Setting the X1 clock oscillation stabilization time after standby release When the CPU is operating on the X1 clock, set the value of the OSTS register before the STOP instruction is executed.
- <3> Executing the STOP instruction When the STOP instruction is executed, the system is placed in the STOP mode and X1 oscillation is stopped (the input of the external clock is disabled).



# (5) Port mode register 0 (PM0)

This register sets port 0 input/output in 1-bit units.

When using the P01/TO00/TI010 and P06/TO01/TI011 pins for timer output, set PM01 and PM06 and the output latches of P01 and P06 to 0.

When using the P00/TI000, P01/TO00/TI010, P05/TI001/SSI11, and P06/TO01/TI011 pins for timer input, set PM00, PM01, PM05, and PM06 to 1. At this time, the output latches of P00, P01, P05, and P06 may be 0 or 1.

PM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PM0 to FFH.

#### Figure 7-15. Format of Port Mode Register 0 (PM0)

| Symbol | 7 | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|--------|---|------|------|------|------|------|------|------|
| PM0    | 1 | PM06 | PM05 | PM04 | PM03 | PM02 | PM01 | PM00 |

| PM0n P0n pin I/O mode selection (n = 0 to 6) |                                |  |  |  |
|--|--------------------------------|--|--|--|
| 0  | Output mode (output buffer on) |  |  |  |
| 1  | Input mode (output buffer off) |  |  |  |

Remark The figure shown above presents the format of port mode register 0 of 78K0/KF2 products. For the format of port mode register 0 of other products, see (1) Port mode registers (PMxx) in 5.3 Registers Controlling Port Function.



# (2) Operation in clear & start mode entered by TI00n pin valid edge input (CR00n: compare register, CR01n: capture register)





# Figure 7-30. Timing Example of Clear & Start Mode Entered by TI00n Pin Valid Edge Input (CR00n: Compare Register, CR01n: Capture Register) (1/2)

Р Μ Q TM0n register S 0000H Operable bits 10 00 (TMC0n3, TMC0n2) Capture & count clear input (TI00n pin input) Compare register 0001H (CR00n) Compare match interrupt (INTTM00n) Capture register Р 0000H N S Μ Q (CR01n) Capture interrupt (INTTM01n) TO0n output

(a) TOC0n = 13H, PRM0n = 10H, CRC0n, = 04H, TMC0n = 08H, CR00n = 0001H

This is an application example where the TO0n output level is inverted when the count value has been captured & cleared.

The count value is captured to CR01n and TM0n is cleared (to 0000H) when the valid edge of the TI00n pin is detected. When the count value of TM0n is 0001H, a compare match interrupt signal (INTTM00n) is generated, and the TO0n output level is inverted.

**Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products

n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products



### Figure 8-14. PWM Output Operation Timing

(a) Basic operation (active level = H)

Remarks 1. <1> to <3> and <5> in Figure 8-14 (a) and (c) correspond to <1> to <3> and <5> in PWM output operation in 8.4.4 (1) PWM output basic operation.

**2.** n = 0, 1



#### Figure 15-18. Timing of Ending Continuous Transmission

#### Remark TxD6: TxD6 pin (output) INTST6: Interrupt request signal TXB6: Transmit buffer register 6 Transmit shift register 6 TXS6: ASIF6: Asynchronous serial interface transmission status register 6 Bit 1 of ASIF6 TXBF6: TXSF6: Bit 0 of ASIF6 POWER6: Bit 7 of asynchronous serial interface operation mode register (ASIM6) TXE6: Bit 6 of asynchronous serial interface operation mode register (ASIM6)



**Notes 1.** The frequency that can be used for the peripheral hardware clock (fPRs) differs depending on the power supply voltage and product specifications.

| Supply Voltage   | Conventional-specification Products (µPD78F05xx and 78F05xxD) | Expanded-specification Products (µPD78F05xxA and 78F05xxA) |
|--|---|--|
| $4.0~V \leq V_{\text{DD}} \leq 5.5~V$  | $f_{\text{PRS}} \leq 20 \text{ MHz}$                          | $f_{PRS} \le 20 \text{ MHz}$                               |
| $2.7~V \leq V_{\text{DD}} < 4.0~V$   | $f_{PRS} \leq 10 \text{ MHz}$                                 |  |
| $\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 2.7 \ V \\ (\text{Standard products and} \\ (\text{A}) \ \text{grade products only}) \end{array}$ | fprs ≤ 5 MHz  | fprs ≤ 5 MHz   |

(The values shown in the table above are those when fPRS = fXH (XSEL = 1).)

2. Set the serial clock to satisfy the following conditions.

| Supply Voltage  | Conventional-specification Products (μPD78F05xx and 78F05xxD) and<br>Expanded-specification Products (μPD78F05xxA and 78F05xxDA) |                             |                             |  |  |
|---|--|-----------------------------|-----------------------------|--|--|
| 11,7 0  | Standard Products  | (A) Grade Products          | (A2) Grade Products         |  |  |
| $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     | Serial clock $\leq$ 6.25 MHz   | Serial clock $\leq$ 5 MHz   | Serial clock $\leq$ 5 MHz   |  |  |
| $2.7~V \leq V_{\text{DD}} < 4.0~V$                        | Serial clock $\leq$ 4 MHz  | Serial clock $\leq$ 2.5 MHz | Serial clock $\leq$ 2.5 MHz |  |  |
| $1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$ | Serial clock $\leq$ 2 MHz  | Serial clock ≤ 1.66 MHz     | -                           |  |  |

**3.** Do not start communication with the external clock from the SCK10 pin when the internal high-speed oscillation clock and high-speed system clock are stopped while the CPU operates with the subsystem clock, or when in the STOP mode.

# Cautions 1. Do not write to CSIC10 while CSIE10 = 1 (operation enabled).

- 2. To use P10/SCK10/TxD0 and P12/SO10 as general-purpose ports, set CSIC10 in the default status (00H).
- 3. The phase type of the data clock is type 1 after reset.

**Remark** fprs: Peripheral hardware clock frequency



| STT0 <sup>Note</sup>   | Start condition trigger  |                    |  |  |  |  |  |
|--|--|--------------------|--|--|--|--|--|
| 0  | Do not generate a start condition.   |                    |  |  |  |  |  |
| 1  | <ul> <li>When bus is released (in standby state, when IICBSY = 0):</li> <li>If this bit is set (1), a start condition is generated (startup as the master).</li> <li>When a third party is communicating:</li> <li>When communication reservation function is enabled (IICRSV = 0)</li> <li>Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released.</li> <li>When communication reservation function is disabled (IICRSV = 1)</li> <li>Even if this bit is set (1), the STT0 is cleared and the STT0 clear flag (STCF) is set (1). No start condition is</li> </ul> |                    |  |  |  |  |  |
|  | generated.<br>In the wait state (when master device):<br>Generates a restart condition after releasing the wait.   |                    |  |  |  |  |  |
| <ul> <li>Cautions concerning set timing</li> <li>For master reception: Cannot be set to 1 during transfer. Can be set to 1 only in the waiting period when ACKE0 the been cleared to 0 and slave has been notified of final reception.</li> <li>For master transmission: A start condition cannot be generated normally during the acknowledge period. Set to 1 during the wait period that follows output of the ninth clock.</li> <li>Cannot be set to 1 at the same time as stop condition trigger (SPT0).</li> <li>Sotting the STT0 bit to 1 and then setting it again before it is cleared to 0 is prehibited.</li> </ul> |  |                    |  |  |  |  |  |
| Condition f  | on for clearing (STT0 = 0) Condition for setting (STT0 = 1)  |                    |  |  |  |  |  |
| <ul> <li>Cleared I<br/>reservati</li> <li>Cleared b</li> <li>Cleared b</li> <li>Cleared b</li> <li>When IIC</li> <li>Reset</li> </ul>  | by setting SST0 bit to 1 while communication<br>on is prohibited.<br>by loss in arbitration<br>after start condition is generated by master device<br>by LREL0 = 1 (exit from communications)<br>E0 = 0 (operation stop)   | Set by instruction |  |  |  |  |  |

### Figure 18-5. Format of IIC Control Register 0 (IICC0) (3/4)

**Note** The signal of this bit is invalid while IICE0 is 0.

Remarks 1. Bit 1 (STT0) becomes 0 when it is read after data setting.

- 2. IICRSV: Bit 0 of IIC flag register (IICF0)
  - STCF: Bit 7 of IIC flag register (IICF0)

<R>



#### 18.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device generates to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.

#### Figure 18-17. Stop Condition



A stop condition is generated when bit 0 (SPT0) of IIC control register 0 (IICC0) is set to 1. When the stop condition is detected, bit 0 (SPD0) of IIC status register 0 (IICS0) is set to 1 and INTIIC0 is generated when bit 4 (SPIE0) of IICC0 register is set to 1.



#### 18.5.12 Arbitration

When several master devices simultaneously generate a start condition (when STT0 is set to 1 before STD0 is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALD0) in IIC status register 0 (IICS0) is set (1) via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 = 1 setting that has been made by software.

For details of interrupt request timing, see **18.5.17** Timing of I<sup>2</sup>C interrupt request (INTIIC0) occurrence.

Remark STD0: Bit 1 of IIC status register 0 (IICS0) STT0: Bit 1 of IIC control register 0 (IICC0)



### Figure 18-19. Arbitration Timing Example



The functions of MDA0 when an operation is executed are shown in the table below.

| DMUSEL0 Operation Mode |                     | Setting   | Operation Result                |  |
|------------------------|---------------------|---|---------------------------------|--|
| 0                      | Division mode       | Dividend  | Division result (quotient)      |  |
| 1                      | Multiplication mode | Higher 16 bits: 0, Lower<br>16 bits: Multiplier A | Multiplication result (product) |  |

| Table 19-2. | Functions  | of MDA0 Duri | ng Operation | Execution |
|-------------|------------|--------------|--------------|-----------|
|             | i anotiono |              | ng operation | Excoution |

Remark DMUSEL0: Bit 0 of multiplier/divider control register 0 (DMUC0)

The register configuration differs between when multiplication is executed and when division is executed, as follows.

Register configuration during multiplication

<Multiplier A> <Multiplier B> <Product>
MDA0 (bits 15 to 0)  $\times$  MDB0 (bits 15 to 0) = MDA0 (bits 31 to 0)

• Register configuration during division

| <dividend></dividend> | <divisor></divisor> | <quotient></quotient>    | <remainder></remainder> |
|-----------------------|---------------------|--------------------------|-------------------------|
| MDA0 (bits 31 to 0) ÷ | MDB0 (bits 15 to    | 0) = MDA0 (bits 31 to 0) | SDR0 (bits 15 to 0)     |

MDA0 fetches the calculation result as soon as the clock is input, when bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is set to 1.

MDA0H and MDA0L can be set by an 8-bit or 16-bit memory manipulation instruction. Reset signal generation clears MDA0H and MDA0L to 0000H.

# (3) Multiplication/division data register B0 (MDB0)

MDB0 is a register that stores a 16-bit multiplier B in the multiplication mode and a 16-bit divisor in the division mode.

MDB0 can be set by an 8-bit or 16-bit memory manipulation instruction. Reset signal generation clears MDB0 to 0000H.

| Figure 19-4. | Format of Multiplication/Division Data Reg | gister B0 (MDB0) |
|--------------|--|------------------|
|--------------|--|------------------|

| Address: | FF66H         | , FF67H | H Aft | er reset | : 0000H | H R/V | V   |               |     |     |     |     |     |     |     |               |
|----------|---------------|---------|-------|----------|---------|-------|-----|---------------|-----|-----|-----|-----|-----|-----|-----|---------------|
| Symbol   | FF67H (MDB0H) |         |       |          |         |       |     | FF66H (MDB0L) |     |     |     |     |     |     |     |               |
|          |               |         |       |          |         |       |     | $\overline{}$ |     |     |     |     |     |     |     | $\overline{}$ |
| MDB0     | MDB           | MDB     | MDB   | MDB      | MDB     | MDB   | MDB | MDB           | MDB | MDB | MDB | MDB | MDB | MDB | MDB | MDB           |
|          | 015           | 014     | 013   | 012      | 011     | 010   | 009 | 008           | 007 | 006 | 005 | 004 | 003 | 002 | 001 | 000           |

- Cautions 1. Do not change the value of MDB0 during operation processing (while bit 7 (DMUE) of multiplier/divider control register 0 (DMUC0) is 1). Even in this case, the operation is executed, but the result is undefined.
  - 2. Do not clear MDB0 to 0000H in the division mode. If set, undefined operation results are stored in MDA0 and SDR0.





#### (2) In 2.7 V/1.59 V POC mode (option byte: POCMODE = 1)

**Notes 1.** The LVIMK flag is set to "1" by reset signal generation.

- 2. The LVIF flag may be set (1).
- 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 23 RESET FUNCTION.
- Remark <1> to <7> in Figure 25-5 above correspond to <1> to <7> in the description of "When starting operation" in 25.4.1 (1) When detecting level of supply voltage (Vob).

#### Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

# DC Characteristics (4/4)

| V) |
|----|
| ,  |

| Parameter                           | Symbol                |   | Conditions  | MIN.                 | TYP. | MAX. | Unit |    |
|-------------------------------------|-----------------------|---|---|----------------------|------|------|------|----|
| Supply current <sup>Note 1</sup>    | IDD1                  | Operating                                 | fxн = 20 MHz,   | Square wave input    |      | 3.2  | 5.5  | mA |
|                                     |                       | mode                                      | $V_{\text{DD}} = 5.0 \ V^{\text{Note 2}}$                     | Resonator connection |      | 4.5  | 6.9  | mA |
|                                     |                       |   | fxн = 10 MHz,   | Square wave input    |      | 1.6  | 2.8  | mA |
|                                     |                       |   | $V_{\text{DD}} = 5.0 \ V^{\text{Notes 2, 3}}$                 | Resonator connection |      | 2.3  | 3.9  | mA |
|                                     |                       |   | fхн = 10 MHz,   | Square wave input    |      | 1.5  | 2.7  | mA |
|                                     |                       |   | $V_{\text{DD}}=3.0~V^{\text{Notes 2, 3}}$                     | Resonator connection |      | 2.2  | 3.2  | mA |
|                                     |                       |   | fxн = 5 MHz,  | Square wave input    |      | 0.9  | 1.6  | mA |
|                                     |                       |   | $V_{\text{DD}}=3.0~V^{\text{Notes 2, 3}}$                     | Resonator connection |      | 1.3  | 2.0  | mA |
|                                     |                       |   | fxн = 5 MHz,  | Square wave input    |      | 0.7  | 1.4  | mA |
|                                     |                       |   | $V_{DD} = 2.0 \ V^{Notes 2, 3}$                               | Resonator connection |      | 1.0  | 1.6  | mA |
|                                     |                       |   | frн = 8 MHz, Vdd = 5.0  | V Note 4             |      | 1.4  | 2.5  | mA |
|                                     |                       |   | fsuв = 32.768 kHz,  | Square wave input    |      | 6    | 25   | μA |
|                                     |                       |   | $V_{\text{DD}} = 5.0 \ V^{\text{Note 5}}$                     | Resonator connection |      | 15   | 30   | μA |
|                                     | Idd2                  | HALT<br>mode                              | fхн = 20 MHz,   | Square wave input    |      | 0.8  | 2.6  | mA |
|                                     |                       |   | $V_{\text{DD}} = 5.0 \ \text{V}^{\ \text{Note 2}}$            | Resonator connection |      | 2.0  | 4.4  | mA |
|                                     |                       |   | fхн = 10 MHz,   | Square wave input    |      | 0.4  | 1.3  | mA |
|                                     |                       |   | $V_{\text{DD}} = 5.0 \ V^{\text{Notes 2, 3}}$                 | Resonator connection |      | 1.0  | 2.4  | mA |
|                                     |                       |   | fxн = 5 MHz,  | Square wave input    |      | 0.2  | 0.65 | mA |
|                                     |                       |   | $V_{\text{DD}}=3.0~V^{\text{Notes 2, 3}}$                     | Resonator connection |      | 0.5  | 1.1  | mA |
|                                     |                       |   | frн = 8 MHz, Vdd = 5.0  |                      | 0.4  | 1.2  | mA   |    |
|                                     |                       |   | fsuв = 32.768 kHz,  | Square wave input    |      | 3.0  | 22   | μA |
|                                     |                       |   | $V_{\text{DD}} = 5.0 \ V^{\text{Note 5}}$                     | Resonator connection |      | 12   | 25   | μA |
|                                     |                       | STOP mode                                 |   |                      |      | 1    | 20   | μA |
|                                     |                       | T <sub>A</sub> = -40 to +70 °C            |   |                      | 1    | 10   | μA   |    |
| A/D converter<br>operating current  | ADC <sup>Note 7</sup> | $2.3 \text{ V} \leq \text{AV}_{\text{R}}$ | $EF \leq V_DD,  ADCS = 1$                                     |                      |      | 0.86 | 1.9  | mA |
| Watchdog timer<br>operating current | WDT <sup>Note 8</sup> | During 240 operation                      | During 240 kHz internal low-speed oscillation clock operation |                      |      | 5    | 10   | μA |
| LVI operating current               | LVI <sup>Note 9</sup> |   |   |                      |      | 9    | 18   | μA |

Remarks 1. fxH: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. free: Internal high-speed oscillation clock frequency
- 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or external subsystem clock frequency)

(Notes on next page)



# (2) Non-port functions

| Port                          |                     | 78K0/KB2   |                 | 78K0/KC2      |                                      | 78K0/KD2   | 78K0/KE2                       | 78K0/KF2                                     |  |  |
|-------------------------------|---------------------|--|-----------------|---------------|--------------------------------------|------------|--------------------------------|--|--|--|
|                               |                     | 30/36 Pins   | 38 Pins         | 44 Pins       | 48 Pins                              | 52 Pins    | 64 Pins                        | 80 Pins                                      |  |  |
| Pov<br>gro                    | ver supply,<br>und  | Vdd, EVdd <sup>Note 1</sup> ,<br>Vss, EVss <sup>Note 1</sup> ,<br>AVref, AVss                      | VDD, AVREF, VSS | s, AVss       | Vdd, EVdd, Vss, EVss, AVref,<br>AVss |            |                                |  |  |  |
| Reg                           | gulator             | REGC   |                 |               |                                      |            |                                |  |  |  |
| Res                           | set                 | RESET  |                 |               |                                      |            |                                |  |  |  |
| Clo<br>osc                    | ck<br>illation      | X1, X2,<br>EXCLK   | X1, X2, XT1, X  | T2, EXCLK, EX | CLKS                                 |            |                                |  |  |  |
| Wri<br>flas                   | ting to<br>h memory | FLMD0  |                 |               |                                      |            |                                |  |  |  |
| Inte                          | errupt              | INTP0 to INTP  | 5               | •             | INTP0 to INTP                        | 6          | INTP0 to INTP3                 | 7  |  |  |
| Key                           | v interrupt         | -  | KR0, KR1        | KR0 to KR3    |                                      | KR0 to KR7 |                                |  |  |  |
|                               | ТМ00                | TI000, TI010, T  | ГО00            |               |                                      |            |                                |  |  |  |
|                               | TM01                |  |                 | -             |                                      |            | TI001 <sup>Note 2</sup> , TI01 | 1 <sup>Note 2</sup> , TO01 <sup>Note 2</sup> |  |  |
| ner                           | TM50                | TI50, TO50   |                 |               |                                      |            |                                |  |  |  |
| Ę                             | TM51                | TI51, TO51   |                 |               |                                      |            |                                |  |  |  |
|                               | тмно                | TOH0   |                 |               |                                      |            |                                |  |  |  |
|                               | TMH1                | TOH1   |                 |               |                                      |            |                                |  |  |  |
|                               | UART0               | RxD0, TxD0   |                 |               |                                      |            |                                |  |  |  |
|                               | UART6               | RxD6, TxD6   |                 |               |                                      |            |                                |  |  |  |
| ce                            | IIC0                | SCL0, SDA0 SCL0, SDA0, EXSCL0  |                 |               |                                      |            |                                |  |  |  |
| iterfa                        | CSI10               | SCK10, SI10, SO10  |                 |               |                                      |            |                                |  |  |  |
| Serial in                     | CSI11               | - SCK11 <sup>Note 2</sup> , SI11 <sup>Note</sup><br>SO11 <sup>Note 2</sup> , SSI11 <sup>Note</sup> |                 |               |                                      |            |                                |  |  |  |
| 0,                            | CSIA0               |  |                 |               | _                                    |            |                                | SCKAO, SIAO,<br>SOAO, BUSYO,<br>STBO         |  |  |
| A/D                           | converter           | ANI0 to ANI3   | ANI0 to ANI5    | ANI0 to ANI7  |                                      |            |                                |  |  |  |
| Clo                           | ck output           |  | -               |               | PCL                                  |            | <u>.</u>                       |  |  |  |
| Buz                           | zer output          |  |                 | -             |                                      |            | BUZ                            |  |  |  |
| Low-voltage<br>detector (LVI) |                     | EXLVI  |                 |               |                                      |            |                                |  |  |  |

Notes 1. This is not mounted onto 30-pin products.

2. This is not mounted onto the 78K0/KE2 products whose flash memory is less than 32 KB.

### Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

### Serial Transfer Timing (2/2)

#### CSIA0:



### CSIA0 (busy processing):



**Note** SCKA0 does not become low level here, but the timing is illustrated so that the timing specifications can be shown.



|            |                |                              |   |  | (15/           | /30) |
|------------|----------------|------------------------------|---|--|----------------|------|
| Chapter    | Classification | Function                     | Details of<br>Function  | Cautions   | Page           | ÷    |
| Chapter 14 | Soft           | Serial<br>interface<br>UART0 | UART mode   | If clock supply to serial interface UART0 is not stopped (e.g., in the HALT mode),<br>normal operation continues. If clock supply to serial interface UART0 is stopped (e.g.,<br>in the STOP mode), each register stops operating, and holds the value immediately<br>before clock supply was stopped. The TxD0 pin also holds the value immediately<br>before clock supply was stopped and outputs it. However, the operation is not<br>guaranteed after clock supply is resumed. Therefore, reset the circuit so that<br>POWER0 = 0, $RXE0 = 0$ , and $TXE0 = 0$ . | p. 432         |      |
|            |                |                              |   | Set POWER0 = 1 and then set TXE0 = 1 (transmission) or RXE0 = 1 (reception) to start communication.  | p. 432         |      |
|            |                |                              |   | TXE0 and RXE0 are synchronized by the base clock (f <sub>XCLK0</sub> ) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.  | p. 432         |      |
|            |                |                              |   | Set transmit data to TXS0 at least one base clock (fxcLK0) after setting TXE0 = 1.   | pp. 432<br>435 | , 🗌  |
|            |                |                              | TXS0: Transmit<br>shift register 0  | Do not write the next transmit data to TXS0 before the transmission completion interrupt signal (INTST0) is generated.   | p. 435         |      |
|            |                |                              | ASIM0:<br>Asynchronous  | To start the transmission, set POWER0 to 1 and then set TXE0 to 1. To stop the transmission, clear TXE0 to 0, and then clear POWER0 to 0.  | p. 437         |      |
|            |                | serial<br>operat             | serial interface<br>operation mode  | To start the reception, set POWER0 to 1 and then set RXE0 to 1. To stop the reception, clear RXE0 to 0, and then clear POWER0 to 0.  | p. 437         |      |
|            |                |                              | Set POWER0 to 1 and then set RXE0 to 1 while a high level is input to the RxD0 pin. If POWER0 is set to 1 and RXE0 is set to 1 while a low level is input, reception is started.  | p. 437   |                |      |
|            |                |                              | TXE0 and RXE0 are synchronized by the base clock ( $f_{XCLK0}$ ) set by BRGC0. To<br>enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of<br>base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within<br>two clocks of base clock, the transmission circuit or reception circuit may not be<br>initialized. | p. 437   |                |      |
|            |                |                              |   | Set transmit data to TXS0 at least one base clock (fxcLk0) after setting TXE0 = 1.   | p. 437         |      |
|            |                |                              |   | Clear the TXE0 and RXE0 bits to 0 before rewriting the PS01, PS00, and CL0 bits.   | p. 437         |      |
|            |                |                              |   | Make sure that $TXE0 = 0$ when rewriting the SL0 bit. Reception is always performed with "number of stop bits = 1", and therefore, is not affected by the set value of the SL0 bit.  | p. 437         |      |
|            |                |                              |   | Be sure to set bit 0 to 1.   | p. 437         |      |
|            |                |                              | ASIS0:<br>Asynchronous  | The operation of the PE0 bit differs depending on the set values of the PS01 and PS00 bits of asynchronous serial interface operation mode register 0 (ASIM0)  | p. 438         |      |
|            |                |                              | reception error   | Only the first bit of the receive data is checked as the stop bit, regardless of the number of stop bits.  | p. 438         |      |
|            |                |                              |   | If an overrun error occurs, the next receive data is not written to receive buffer register 0 (RXB0) but discarded.  | p. 438         |      |
|            |                |                              |   | If data is read from ASIS0, a wait cycle is generated. Do not read data from ASIS0 when the peripheral hardware clock (fPRS) is stopped. For details, see CHAPTER 36 CAUTIONS FOR WAIT.  | p. 438         |      |
|            |                |                              | BRGC0: Baud rate generator  | Make sure that bit 6 (TXE0) and bit 5 (RXE0) of the ASIM0 register = 0 when rewriting the MDL04 to MDL00 bits.   | p. 440         |      |
|            |                |                              | control register U  | Make sure that bit 7 (POWER0) of the ASIM0 register = 0 when rewriting the TPS01 and TPS00 bits.   | p. 440         |      |
|            | Hard           |                              |   | The baud rate value is the output clock of the 5-bit counter divided by 2.   | p. 440         |      |



# 78K0/Kx2

