



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	24KB (24K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0532agb-gah-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(1) Conventional-specification products (µPD78F05xx and 78F05xxD) (3/3)

<4> When high-speed system clock (X1 oscillation or external clock input) is used and entry RAM is located in short direct addressing range

Library	Library Name		Processing Time (µs)				
		Normal Model	of C Compiler	Static Model of C Compiler/Assembler			
		Min.	Max.	Min.	Max.		
Self programming start l	brary		34/	fcpu			
Initialize library			49/fcpu +	224.6875			
Mode check library		35/f сри +	113.625	29/f сри +	113.625		
Block blank check library	1	174/fcpu +	6120.9375	134/f сри +	6120.9375		
Block erase library		174/fcpu +	174/fcpu +	134/fcpu +	134/ fсри +		
		30820.75	298675	30820.75	298675		
Word write library		318 (321)/fcpu +	318 (321)/fcpu +	262 (265)/fcpu +	262 (265)/fcpu +		
		383	1230.5	383	1230.5		
Block verify library		174/fcpu + 13175.4375 134/fcpu + 13175.4375					
Self programming end li	orary	34/fcpu					
Get information library	Option value: 03H	171 (172)/fcr	vu + 171.3125	129 (130)/fcpu + 171.3125			
	Option value: 04H	181 (182)/fo	181 (182)/fcpu + 166.75		CPU + 166.75		
Option value: 05H		404 (411)/f c	ри + 231.875	362 (369)/fcpu + 231.875			
Set information library		75/fcpu +	75/fcpu +	67/fсри +	67/fcpu +		
		78884.5625	527566.875	78884.5625	527566.875		
EEPROM write library		318 (321)/fcpu +	318 (321)/fcpu +	262 (265)/fcpu +	262 (265)/fcpu +		
		538.75	1386.25	538.75	1386.25		

- **Remarks 1.** Values in parentheses indicate values when a write start address structure is located other than in the internal high-speed RAM.
 - 2. The above processing times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).
 - 3. fcpu: CPU operation clock frequency
 - 4. RSTS: Bit 7 of the internal oscillation mode register (RCM)



			1	1	(6/6)
	78K0/Kx2 Microcontrollers	Package	Product type	Quality grace	Part Number
	78K0/KE2	64-pin plastic FLGA (5x5)	Conventional- specification products	Standard products	μΡD78F0531FC-AA1-A, 78F0532FC-AA1-A, 78F0533FC-AA1-A, 78F0534FC-AA1-A, 78F0535FC-AA1-A, 78F0536FC-AA1-A, 78F0537FC-AA1-A, 78F0537DFC-AA1-A ^{№te}
			Expanded- specification products	Standard products	μΡD78F0531AFC-AA1-A, 78F0532AFC-AA1-A, 78F0533AFC-AA1-A, 78F0534AFC-AA1-A, 78F0535AFC-AA1-A, 78F0536AFC-AA1-A, 78F0537AFC-AA1-A, 78F0537DAFC-AA1-A ^{Note}
<r></r>		64-pin plastic FBGA (4x4)	Expanded- specification products	Standard products	µPD78F0531AF1-AA2-A, 78F0532AF1-AA2-A, 78F0533AF1-AA2-A, 78F0534AF1-AA2-A, 78F0535AF1-AA2-A, 78F0536AF1-AA2-A, 78F0537AF1-AA2-A, 78F0537DAF1-AA2-A ^{№06}
	78K0/KF2	80-pin plastic LQFP (14x14)	Conventional- specification products	Standard products	μPD78F0544GC-UBT-A, 78F0545GC-UBT-A, 78F0546GC-UBT-A, 78F0547GC-UBT-A, 78F0547DGC-UBT-A ^{№™}
				(A) grade products	μΡD78F0544GC(A)-GAD-AX, 78F0545GC(A)-GAD-AX, 78F0546GC(A)-GAD-AX, 78F0546GC(A)-GAD-AX
				(A2) grade products	μΡD78F0544GC(A2)-GAD-AX, 78F0545GC(A2)-GAD-AX, 78F0546GC(A2)-GAD-AX, 78F0547GC(A2)-GAD-AX
			Expanded- specification products	Standard products	μPD78F0544AGC-GAD-AX, 78F0545AGC-GAD-AX, 78F0546AGC-GAD-AX, 78F0547AGC-GAD-AX, 78F0547DAGC-GAD-AX ^{№™}
				(A) grade products	μPD78F0544AGCA-GAD-G, 78F0545AGCA-GAD-G, 78F0546AGCA-GAD-G, 78F0547AGCA-GAD-G
				(A2) grade products	μPD78F0544AGCA2-GAD-G, 78F0545AGCA2-GAD-G, 78F0546AGCA2-GAD-G, 78F0547AGCA2-GAD-G
		80-pin plastic LQFP (fine pitch) (12x12)	Conventional- specification products	Standard products	μPD78F0544GK-8EU-A, 78F0545GK-8EU-A, 78F0546GK-8EU-A, 78F0547GK-8EU-A, 78F0547DGK-8EU-A ^{№™}
				(A) grade products	µPD78F0544GK(A)-GAK-AX, 78F0545GK(A)-GAK-AX, 78F0546GK(A)-GAK-AX, 78F0546GK(A)-GAK-AX
				(A2) grade products	μPD78F0544GK(A2)-GAK-AX, 78F0545GK(A2)-GAK-AX, 78F0546GK(A2)-GAK-AX, 78F0547GK(A2)-GAK-AX
			Expanded- specification products	Standard products	μ₽D78F0544AGK-GAK-AX, 78F0545AGK-GAK-AX, 78F0546AGK-GAK-AX, 78F0547AGK-GAK-AX, 78F0547DAGK-GAK-AX ^{™™}
				(A) grade products	μPD78F0544AGKA-GAK-G, 78F0545AGKA-GAK-G, 78F0546AGKA-GAK-G, 78F0547AGKA-GAK-G
				(A2) grade products	μPD78F0544AGKA2-GAK-G, 78F0545AGKA2-GAK-G, 78F0546AGKA2-GAK-G, 78F0546AGKA2-GAK-G, 78F0547AGKA2-GAK-G

Note The μPD78F0537D, 78F0537DA, 78F0547D, and 78F0547DA have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.



1.7.5 78K0/KF2





2. Available only in the products with on-chip debug function.



(b) EXLVI

This is a potential input pin for external low-voltage detection.

(c) X1, X2

These are the pins for connecting a resonator for main system clock.

(d) EXCLK

This is an external clock input pin for main system clock.

(e) XT1, XT2

These are the pins for connecting a resonator for subsystem clock.

(f) EXCLKS

This is an external clock input pin for subsystem clock.

Caution Process the P121/X1/OCD0A pin of the products mounted with the on-chip debug function (μ PD78F05xxD and 78F05xxDA) as follows, when it is not used when it is connected to a flash memory programmer or an on-chip debug emulator.

		P121/X1/OCD0A		
Flash memory program	mer connection	Connect to Vss via a resistor.		
On-chip debug	During reset			
emulator connection (when it is not used as an on-chip debug mode setting pin)	During reset released	Input: Connect to V _{DD} or V _{SS} v resistor. Output: Leave open.	ia a	

Remark X1 and X2 of the product with an on-chip debug function (μPD78F05xxD and 78F05xxDA) can be used as on-chip debug mode setting pins (OCD0A and OCD0B) when the on-chip debug function is used. For how to connect an on-chip debug emulator (QB-MINI2), see CHAPTER 28 ON-CHIP DEBUG FUNCTION (μPD78F05xxD and 78F05xxDA ONLY).

2.2.10 P130 (port 13)

P130 functions as an output-only port.

	78K0/KB2	78K0/KC2	78K0/KD2	78K0	/KE2	78K0/KF2	
				Products	Products		
				whose flash	whose flash		
				memory is	memory is at		
				less than	least		
				32 KB	48 KB		
P130	-	$\sqrt{^{Note}}$	\checkmark				

Note This is not mounted onto 38-pin and 44-pin products of the 78K0/KC2.

- Remarks 1. When the device is reset, P130 outputs a low level. Therefore, to output a high level from P130 before the device is reset, the output signal of P130 can be used as a pseudo reset signal of the CPU (see the figure for Remark in 5.2.10 Port 13).
 - **2.** $\sqrt{:}$ Mounted, -: Not mounted

5.2.2 Port 1

	78K0/KB2	78K0/KC2	78K0/KD2	78K0/KE2		78K0/KF2
				Products	Products	
				memory is	memory is at	
				less than	least	
				32 KB	48 KB	
P10/SCK10/TxD0				V		
P11/SI10/RxD0						
P12/SO10			-	V		
P13/TxD6			-	V		
P14/RxD6				V		
P15/TOH0			-	V		
P16/TOH1/INTP5				N		
P17/TI50/TO50				N		

Remark $\sqrt{}$: Mounted

Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

This port can also be used for external interrupt request input, serial interface data I/O, clock I/O, and timer I/O.

Reset signal generation sets port 1 to input mode.

Figures 5-7 to 5-11 show block diagrams of port 1.

- Cautions 1. To use P10/SCK10/TxD0 and P12/SO10 as general-purpose ports, set serial operation mode register 10 (CSIM10) and serial clock selection register 10 (CSIC10) to the default status (00H).
 - 2. To use P13/TxD6 as general-purpose port, clear bit 0 (TXDLV6) of asynchronous serial interface control register 6 (ASICL6) to 0 (normal output of TxD6).





Figure 5-18. Block Diagram of P62

- P6: Port register 6
- PM6: Port mode register 6
- RD: Read signal
- WR××: Write signal
- Caution A through current flows through P62 if an intermediate potential is input to this pin, because the input buffer is also turned on when P62 is in output mode. Consequently, do not input an intermediate potential when P62 is in output mode.

R01UH0008EJ0401 Rev.4.01 Jul 15, 2010



Address: FF9FH After reset: 00H R/W Symbol <6> <5> <0> <7> <4> 3 2 1 EXCLKS^{Note} OSCCTL EXCLK OSCSEL **OSCSELS**^{Note} 0 0 0 AMPH EXCLK OSCSEL High-speed system clock P121/X1 pin P122/X2/EXCLK pin pin operation mode 0 0 I/O port mode I/O port X1 oscillation mode 0 Crystal/ceramic resonator connection 1 0 1 I/O port mode I/O port 1 1 External clock input I/O port External clock input mode

Figure 6-4. Format of Clock Operation Mode Select Register (OSCCTL) (78K0/KC2, 78K0/KD2, 78K0/KE2, and 78K0/KF2)

AMPH	Operating frequency control
0	$1 \text{ MHz} \le f_{XH} \le 10 \text{ MHz}$
1	$10 \text{ MHz} < f_{XH} \le 20 \text{ MHz}$

Note EXCLKS and OSCSELS are used in combination with XTSTART (bit 6 of the processor clock control register (PCC)). See (3) Setting of operation mode for subsystem clock pin.

Cautions 1. Be sure to set AMPH to 1 if the high-speed system clock oscillation frequency exceeds 10 MHz.

- 2. Set AMPH before setting the main clock mode register (MCM).
- 3. Set AMPH before setting the peripheral functions after a reset release. The value of AMPH can be changed only once after a reset release. When the high-speed system clock (X1 oscillation) is selected as the CPU clock, supply of the CPU clock is stopped for 4.06 to 16.12 μ s after AMPH is set to 1. When the high-speed system clock (external clock input) is selected as the CPU clock, supply of the CPU clock is stopped for the duration of 160 external clocks after AMPH is set to 1.
- 4. If the STOP instruction is executed when AMPH = 1, supply of the CPU clock is stopped for 4.06 to 16.12 μ s after the STOP mode is released when the internal high-speed oscillation clock is selected as the CPU clock, or for the duration of 160 external clocks when the high-speed system clock (external clock input) is selected as the CPU clock. When the high-speed system clock (X1 oscillation) is selected as the CPU clock, the oscillation stabilization time is counted after the STOP mode is released.
- 5. To change the value of EXCLK and OSCSEL, be sure to confirm that bit 7 (MSTOP) of the main OSC control register (MOC) is 1 (the X1 oscillator stops or the external clock from the EXCLK pin is disabled).
- 6. Be sure to clear bits 1 to 3 to 0.

Remark fxH: High-speed system clock oscillation frequency

<R>



Table 6-6. CPU Clock Transition and SFR Register Setting Examples (2/5)

(4) CPU clock changing from internal high-speed oscillation clock (B) to high-speed system clock (C)

(Setting sequence of SFR registers)							
Setting Flag of SFR Register	AMPH ^{Note}	EXCLK	OSCSEL	MSTOP	OSTC Register	XSEL ^{Note}	MCM0
(B) \rightarrow (C) (X1 clock: 1 MHz \leq fxH \leq 10 MHz)	0	0	1	0	Must be checked	1	1
(B) \rightarrow (C) (external main clock: 1 MHz \leq fxH \leq 10 MHz)	0	1	1	0	Must not be checked	1	1
(B) \rightarrow (C) (X1 clock: 10 MHz < f _{XH} \leq 20 MHz)	1	0	1	0	Must be checked	1	1
(B) \rightarrow (C) (external main clock: 10 MHz < fxH \leq 20 MHz)	1	1	1	0	Must not be checked	1	1

Unnecessary if these registers Unnecessary if the are already set

CPU is operating with the high-speed system clock

- Note The value of this flag can be changed only once after a reset release. This setting is not necessary if it has already been set.
- Caution Set the X1 clock after the supply voltage has reached the operable voltage of the clock to be used (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS) to CHAPTER 33 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: TA = -40 to +125°C)).
- (5) CPU clock changing from internal high-speed oscillation clock (B) to subsystem clock (D)^{Note}

Note The 78K0/KB2 is not provided with a subsystem clock.

(Setting sequence of SFR registers)					•
Setting Flag of SFR Register	XTSTART	EXCLKS	OSCSELS	Waiting for Oscillation	CSS
Status Transition				Stabilization	
$(B) \rightarrow (D) (XT1 clock)$	0	0	1	Necessary	1
	1	×	×		
(B) \rightarrow (D) (external subsystem clock)	0	1	1	Unnecessary	1
				,	

(**A** ----

Unnecessary if the CPU is operating

with the subsystem clock

Remarks 1. (A) to (I) in Table 6-6 correspond to (A) to (I) in Figure 6-17 and 6-18.

2. EXCLK, OSCSEL, EXCLKS, OSCSELS, AMPH:

	Bits 7 to 4 and 0 of the clock operation mode select register (OSCCTL)
MSTOP:	Bit 7 of the main OSC control register (MOC)
XSEL, MCM0:	Bits 2 and 0 of the main clock mode register (MCM)
XTSTART, CSS:	Bits 6 and 4 of the processor clock control register (PCC)
×:	Don't care



- <5> By performing procedures <3> and <4> repeatedly, a pulse with an arbitrary duty can be obtained.
- <6> To stop the count operation, set TMHEn = 0.

If the setting value of the CMP0n register is N, the setting value of the CMP1n register is M, and the count clock frequency is f_{CNT}, the PWM pulse output cycle and duty are as follows.

- PWM pulse output cycle = (N + 1)/fcNT
- Duty = (M + 1)/(N + 1)
- Cautions 1. The set value of the CMP1n register can be changed while the timer counter is operating. However, this takes a duration of three operating clocks (signal selected by the CKSn2 to CKSn0 bits of the TMHMDn register) from when the value of the CMP1n register is changed until the value is transferred to the register.
 - 2. Be sure to set the CMP1n register when starting the timer count operation (TMHEn = 1) after the timer count operation was stopped (TMHEn = 0) (be sure to set again even if setting the same value to the CMP1n register).
 - Make sure that the CMP1n register setting value (M) and CMP0n register setting value (N) are within the following range.
 00H ≤ CMP1n (M) < CMP0n (N) ≤ FFH
- Remarks 1. For the setting of the output pin, see 9.3 (3) Port mode register 1 (PM1).
 - 2. For details on how to enable the INTTMHn signal interrupt, see CHAPTER 20 INTERRUPT FUNCTIONS.
 - **3.** n = 0, 1



<10> By performing the procedures above, an arbitrary carrier clock is obtained. To stop the count operation, clear TMHE1 to 0.

If the setting value of the CMP01 register is N, the setting value of the CMP11 register is M, and the count clock frequency is fCNT, the carrier clock output cycle and duty are as follows.

- Carrier clock output cycle = (N + M + 2)/fcnt
- Duty = High-level width/carrier clock output width = (M + 1)/(N + M + 2)
- Cautions 1. Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).
 - 2. Set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.
 - 3. Set the values of the CMP01 and CMP11 registers in a range of 01H to FFH.
 - 4. The set value of the CMP11 register can be changed while the timer counter is operating. However, it takes the duration of three operating clocks (signal selected by the CKS12 to CKS10 bits of the TMHMD1 register) since the value of the CMP11 register has been changed until the value is transferred to the register.
 - 5. Be sure to set the RMC1 bit before the count operation is started.

Remarks 1. For the setting of the output pin, see 9.3 (3) Port mode register 1 (PM1).

2. For how to enable the INTTMH1 signal interrupt, see CHAPTER 20 INTERRUPT FUNCTIONS.



10.2 Configuration of Watch Timer

The watch timer includes the following hardware.

Item	Configuration
Counter	5 bits × 1
Prescaler	11 bits × 1
Control register	Watch timer operation mode register (WTM)

Table 10-3. Watch Timer Configuration

10.3 Register Controlling Watch Timer

The watch timer is controlled by the watch timer operation mode register (WTM).

• Watch timer operation mode register (WTM)

This register sets the watch timer count clock, enables/disables operation, prescaler interval time, and 5-bit counter operation control.

WTM is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears WTM to 00H.



10.4 Watch Timer Operations

10.4.1 Watch timer operation

The watch timer generates an interrupt request signal (INTWT) at a specific time interval by using the peripheral hardware clock or subsystem clock.

When bit 0 (WTM0) and bit 1 (WTM1) of the watch timer operation mode register (WTM) are set to 1, the count operation starts. When these bits are cleared to 0, the 5-bit counter is cleared and the count operation stops.

When the interval timer is simultaneously operated, zero-second start can be achieved only for the watch timer by clearing WTM1 to 0. In this case, however, the 11-bit prescaler is not cleared. Therefore, an error up to $2^9 \times 1/f_W$ seconds occurs in the first overflow (INTWT) after zero-second start.

The interrupt request is generated at the following time intervals.

WTM3	WTM2	Interrupt Time	When Operated at	When Operated at	When Operated at	When Operated at	When Operated at
		Selection	fsuв = 32.768 kHz	fprs = 2 MHz	fprs = 5 MHz	fprs = 10 MHz	fprs = 20 MHz
			(WTM7 = 1)	(WTM7 = 0)	(WTM7 = 0)	(WTM7 = 0)	(WTM7 = 0)
0	0	2 ¹⁴ /fw	0.5 s	1.05 s	0.419 s	0.210 s	0.105 s
0	1	2 ¹³ /fw	0.25 s	0.52 s	0.210 s	0.105 s	52.5 ms
1	0	2⁵/fw	977 <i>μ</i> s	2.05 ms	819 <i>μ</i> s	410 <i>µ</i> s	205 <i>μ</i> s
1	1	2⁴/fw	488 <i>μ</i> s	1.02 ms	410 <i>μ</i> s	205 <i>μ</i> s	102 <i>μ</i> s

Table 10-4. Watch Timer Interrupt Time

Remarks 1. fw: Watch timer clock frequency (fprs/2⁷ or fsub)

2. fprs: Peripheral hardware clock frequency

3. fsub: Subsystem clock frequency

10.4.2 Interval timer operation

The watch timer operates as interval timer which generates interrupt request signals (INTWTI) repeatedly at an interval of the preset count value.

The interval time can be selected with bits 4 to 6 (WTM4 to WTM6) of the watch timer operation mode register (WTM).

When bit 0 (WTM0) of the WTM is set to 1, the count operation starts. When this bit is set to 0, the count operation stops.

WTM6	WTM5	WTM4	Interval Time	When Operated at fsue = 32.768 kHz (WTM7 = 1)	When Operated at fPRS = 2 MHz (WTM7 = 0)	When Operated at f _{PRS} = 5 MHz (WTM7 = 0)	When Operated at fPRS = 10 MHz (WTM7 = 0)	When Operated at fPRS = 20 MHz (WTM7 = 0)
0	0	0	2 ⁴ /fw	488 <i>µ</i> s	1.02 ms	410 <i>μ</i> s	205 <i>µ</i> s	102 <i>μ</i> s
0	0	1	2⁵/fw	977 <i>µ</i> s	2.05 ms	820 μs	410 <i>μ</i> s	205 <i>µ</i> s
0	1	0	2 ⁶ /fw	1.95 ms	4.10 ms	1.64 ms	820 <i>µ</i> s	410 <i>µ</i> s
0	1	1	2 ⁷ /fw	3.91 ms	8.20 ms	3.28 ms	1.64 ms	820 <i>µ</i> s
1	0	0	2 ⁸ /fw	7.81 ms	16.4 ms	6.55 ms	3.28 ms	1.64 ms
1	0	1	2 ⁹ /fw	15.6 ms	32.8 ms	13.1 ms	6.55 ms	3.28 ms
1	1	0	2 ¹⁰ /fw	31.3 ms	65.5 ms	26.2 ms	13.1 ms	6.55 ms
1	1	1	2 ¹¹ /fw	62.5 ms	131.1 ms	52.4 ms	26.2 ms	13.1 ms

Table 10-5. Interval Timer Interval Time

Remarks 1. fw: Watch timer clock frequency (fprs/2⁷ or fsub)

2. fprs: Peripheral hardware clock frequency

3. fsub: Subsystem clock frequency



(2) 1-byte transmission/reception communication operation

(a) 1-byte transmission/reception

When bit 7 (CSIAE0) and bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) = 1, 0, respectively, if communication data is written to serial I/O shift register 0 (SIOA0), the data is output via the SOA0 pin in synchronization with the $\overline{SCKA0}$ falling edge, and stored in the SIOA0 register in synchronization with the rising edge 1 clock later.

Data transmission and data reception can be performed simultaneously.

If only reception is to be performed, communication can only be started by writing a dummy value to the SIOA0 register.

When communication of 1 byte is complete, an interrupt request signal (INTACSI) is generated.

In 1-byte transmission/reception, the setting of bit 5 (ATM0) of CSIMA0 is invalid.

Be sure to read data after confirming that bit 0 (TSF0) of serial status register 0 (CSIS0) = 0.



Figure 17-10. 3-Wire Serial I/O Mode Timing

Caution The SOA0 pin becomes low level by an SIOA0 write.



(3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIIC0 interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the extension code is not supported for data communication. It is also assumed that the INTIICO interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIICO.

<1> Communication mode flag

This flag indicates the following two communication statuses.

- Clear mode: Status in which data communication is not performed
- Communication mode: Status in which data communication is performed (from valid address detection to stop condition detection, no detection of ACK from master, address mismatch)

<2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICO interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

<3> Communication direction flag

This flag indicates the direction of communication. Its value is the same as TRC0.



CHAPTER 22 STANDBY FUNCTION

22.1 Standby Function and Configuration

22.1.1 Standby function

The standby function is mounted onto all 78K0/Kx2 microcontroller products.

The standby function is designed to reduce the operating current of the system. The following two modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the highspeed system clock oscillator, internal high-speed oscillator, internal low-speed oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

Note The 78K0/KB2 is not provided with a subsystem clock oscillator.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and internal high-speed oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. The STOP mode can be used only when the CPU is operating on the main system clock. The subsystem clock oscillation cannot be stopped. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.
 - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction.
 - 3. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.



23.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0/Kx2 microcontrollers. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-clear (POC) circuit, and reading RESF set RESF to 00H.

Figure 23-5. Format of Reset Control Flag Register (RESF)

Address: FFA	ACH After	reset: 00H ^{Note}	R					
Symbol	7	6	5	4	3	2	1	0
RESF	0	0	0	WDTRF	0	0	0	LVIRF

WDTRF	Internal reset request by watchdog timer (WDT)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

LVIRF	Internal reset request by low-voltage detector (LVI)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

Note The value after reset varies depending on the reset source.

Caution Do not read data by a 1-bit memory manipulation instruction.

The status of RESF when a reset request is generated is shown in Table 23-3.

Table 23-3. RESF Status When Reset Request Is Generated

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Flag				
WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held
LVIRF			Held	Set (1)



Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

DC Characteristics (4/4)

Parameter	Symbol		Conditions			TYP.	MAX.	Unit
Supply current ^{Note 1}	IDD1	Operating	fxн = 20 MHz,	Square wave input		3.2	5.5	mA
		mode	$V_{\text{DD}} = 5.0 \ V^{\text{Note 2}}$	Resonator connection		4.5	6.9	mA
			fхн = 10 MHz,	Square wave input		1.6	2.8	mA
			$V_{DD} = 5.0 \ V^{Notes 2, 3}$	Resonator connection		2.3	3.9	mA
			fxн = 10 MHz	Square wave input		1.5	2.7	mA
			$V_{\text{DD}} = 3.0 \ V^{\text{Notes 2, 3}}$	Resonator connection		2.2	3.2	mA
			fxн = 5 MHz,	Square wave input		0.9	1.6	mA
			$V_{\text{DD}} = 3.0 \ V^{\text{Notes 2, 3}}$	Resonator connection		1.3	2.0	mA
			fxн = 5 MHz,	Square wave input		0.7	1.4	mA
			$V_{DD} = 2.0 \ V^{Notes 2, 3}$	Resonator connection		1.0	1.6	mA
			fвн = 8 MHz, Vdd = 5.0	V Note 4		1.4	2.5	mA
			fsuв = 32.768 kHz,	Square wave input		6	30	μA
			$V_{\text{DD}} = 5.0 \ V^{\text{Note 5}}$	Resonator connection		15	35	μA
	Idde	HALT	fхн = 20 MHz,	Square wave input		0.8	2.6	mA
		mode	$V_{\text{DD}} = 5.0 \ V^{\text{Note 2}}$	Resonator connection		2.0	4.4	mA
			fхн = 10 MHz,	Square wave input		0.4	1.3	mA
			$V_{\text{DD}} = 5.0 \ V^{Notes 2, 3}$	Resonator connection		1.0	2.4	mA
			fxн = 5 MHz,	Square wave input		0.2	0.65	mA
			$V_{\text{DD}} = 3.0 \ V^{\text{Notes 2, 3}}$	Resonator connection		0.5	1.1	mA
			$f_{RH} = 8 \text{ MHz}, V_{DD} = 5.0 \text{ V}^{Note 4}$			0.4	1.2	mA
			fsuв = 32.768 kHz,	Square wave input		3.0	27	μA
			$V_{\text{DD}} = 5.0 \ V^{\text{Note 5}}$	Resonator connection		12	32	μA
	DD3 ^{Note 6}	STOP mode				1	20	μA
		T _A = -40 to +70 °C				1	10	μA
A/D converter operating current	ADC ^{Note 7}	$2.3 V \le AV_{F}$	$_{\text{EF}} \leq V_{\text{DD}}, \text{ ADCS} = 1$			0.86	1.9	mA
Watchdog timer operating current	WDT ^{Note 8}	During 240 operation	During 240 kHz internal low-speed oscillation clock			5	10	μA
LVI operating current	LVI ^{Note 9}					9	18	μA

Remarks 1. fxH: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. free: Internal high-speed oscillation clock frequency
- 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or external subsystem clock frequency)

(Notes on next page)

Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

(2) Serial interface

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

(a) UART6 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

(b) UART0 (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate					625	kbps

(c) IIC0

Parameter	Symbol	Conditions	Standar	d Mode	High-Spe	ed Mode	Unit
			MIN.	MAX.	MIN.	MAX.	
SCL0 clock frequency	fsc∟		0	100	0	400	kHz
Setup time of restart condition	tsu: STA		4.7	I	0.6	-	μS
Hold time ^{Note 1}	thd: STA		4.0	I	0.6	_	μS
Hold time when SCL0 = "L"	t∟ow	Internal clock operation	4.7	I	1.3	_	μS
		EXSCL0 clock (6.4 MHz) operation	4.7	-	1.25	-	μS
Hold time when SCL0 = "H"	tнigн		4.0	-	0.6	_	μS
Data setup time (reception)	tsu: dat		250	-	100	_	ns
Data hold time (transmission) ^{Note 2}	thd: dat	$\label{eq:weight} \begin{split} f_W &= f_{XH}/2^N \text{or} \; f_W = f_{\text{EXSCL0}} \\ \text{selected}^{\text{Note 3}} \end{split}$	0	3.45	0	0.9 ^{Note 4} 1.00 ^{Note 5}	μs
		$f_W = f_{RH}/2^N selected^{Note 3}$	0	3.45	0	1.05	μS
Setup time of stop condition	tsu: sto		4.0	-	0.6	-	μS
Bus free time	t BUF		4.7	_	1.3	_	μS

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- 3. fw indicates the IIC0 transfer clock selected by the IICCL and IICX0 registers.
- 4. When fw \geq 4.4 MHz is selected
- 5. When fw < 4.4 MHz is selected



- μPD78F0511GB(A)-GAF-AX, 78F0512GB(A)-GAF-AX, 78F0513GB(A)-GAF-AX
- *µ*PD78F0511GB(A2)-GAF-AX, 78F0512GB(A2)-GAF-AX, 78F0513GB(A2)-GAF-AX
- μPD78F0511AGB-GAF-AX, 78F0512AGB-GAF-AX, 78F0513AGB-GAF-AX, 78F0513DAGB-GAF-AX
- *µ*PD78F0511AGBA-GAF-G, 78F0512AGBA-GAF-G, 78F0513AGBA-GAF-G
- μPD78F0511AGBA2-GAF-G, 78F0512AGBA2-GAF-G, 78F0513AGBA2-GAF-G

44-PIN PLASTIC LQFP (10x10)



NOTE

Each lead centerline is located within 0.20 mm of its true position at maximum material condition.



0.10

1.00

1.00 P44GB-80-GAF

у

ZD

ΖE

• μPD78F0511GA-8EU-A, 78F0512GA-8EU-A, 78F0513GA-8EU-A, 78F0514GA-8EU-A, 78F0515GA-8EU-A, 78F0515DGA-8EU-A

48-PIN PLASTIC LQFP (FINE PITCH)(7x7)



NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

P48GA-50-8EU

0.08

0.75

0.75

х

у

ZD

ZE

