



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0533agk-gaj-ax

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

CHAPTER 10 WATCH TIMER.....	389
10.1 Functions of Watch Timer	389
10.2 Configuration of Watch Timer	391
10.3 Register Controlling Watch Timer	391
10.4 Watch Timer Operations.....	394
10.4.1 Watch timer operation	394
10.4.2 Interval timer operation.....	394
10.5 Cautions for Watch Timer.....	395
CHAPTER 11 WATCHDOG TIMER	396
11.1 Functions of Watchdog Timer.....	396
11.2 Configuration of Watchdog Timer	397
11.3 Register Controlling Watchdog Timer.....	398
11.4 Operation of Watchdog Timer.....	399
11.4.1 Controlling operation of watchdog timer.....	399
11.4.2 Setting overflow time of watchdog timer.....	400
11.4.3 Setting window open period of watchdog timer	401
CHAPTER 12 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER.....	403
12.1 Functions of Clock Output/Buzzer Output Controller	403
12.2 Configuration of Clock Output/Buzzer Output Controller.....	404
12.3 Registers Controlling Clock Output/Buzzer Output Controller	404
12.4 Operations of Clock Output/Buzzer Output Controller	408
12.4.1 Operation as clock output.....	408
12.4.2 Operation as buzzer output	408
CHAPTER 13 A/D CONVERTER	409
13.1 Function of A/D Converter.....	409
13.2 Configuration of A/D Converter	410
13.3 Registers Used in A/D Converter.....	412
13.4 A/D Converter Operations	421
13.4.1 Basic operations of A/D converter	421
13.4.2 Input voltage and conversion results	422
13.4.3 A/D converter operation mode	424
13.5 How to Read A/D Converter Characteristics Table.....	426
13.6 Cautions for A/D Converter	428
CHAPTER 14 SERIAL INTERFACE UART0	432
14.1 Functions of Serial Interface UART0	432
14.2 Configuration of Serial Interface UART0.....	433
14.3 Registers Controlling Serial Interface UART0.....	436
14.4 Operation of Serial Interface UART0	441
14.4.1 Operation stop mode.....	441
14.4.2 Asynchronous serial interface (UART) mode	442
14.4.3 Dedicated baud rate generator.....	448
14.4.4 Calculation of baud rate	449

1.4 Ordering Information

[Part Number]

μPD78F05xy X X XX (X) - XXX - XX

Semiconductor		
A	Lead-free	Product contains no lead in any area
AX, G		Product contains no lead in any area (Terminal finish is Ni/Pd/Au plating)

Quality Grade	
None	Standard (T _A = -40 to +85°C)
(A), A	Special (T _A = -40 to +85°C)
(A2), A2	Special (T _A = -40 to +125°C)

Package Type		
50y (KB2)	MC-5A4	30-pin plastic SSOP (7.62 mm (300))
	MC-CAB	
	FC-AA3	36-pin plastic FLGA (4x4)
51y (KC2)	MC-GAA	38-pin plastic SSOP (7.62 mm (300))
	GB-UES	44-pin plastic LQFP (10x10)
	GB-GAF	
	GA-8EU	48-pin plastic LQFP (fine pitch) (7x7)
	GA-GAM	
52y (KD2)	GB-UET	52-pin plastic LQFP (10x10)
	GB-GAG	
53y (KE2)	GB-UEU	64-pin plastic LQFP (fine pitch) (10x10)
	GB-GAH	
	GC-UBS	64-pin plastic LQFP (14x14)
	GC-GAL	
	GK-UET	64-pin plastic LQFP (12x12)
	GK-GAJ	
	GA-9EV	64-pin plastic TQFP (fine pitch) (7x7)
	GA-HAB	
	FC-AA1	64-pin plastic FLGA (5x5)
	F1-AA2	64-pin plastic FBGA (4x4)
54y (KF2)	GC-UBT	80-pin plastic LQFP (14x14)
	GC-GAD	
	GK-8EU	80-pin plastic LQFP (fine pitch) (12x12)
	GK-GAK	

Product Type	
None	Conventional-specification products
A	Expanded-specification products

On-chip Debug Function	
None	Not mounted
D	Mounted

Product Type	
F	Flash memory version

	High-speed RAM Capacity	Expansion RAM Capacity	Flash Memory Capacity
5x0	512 bytes	—	8 KB
5x1	768 bytes	—	16 KB
5x2	1 KB	—	24 KB
5x3	1 KB	—	32 KB
5x4	1 KB	1 KB	48 KB
5x5	1 KB	2 KB	60 KB
5x6	1 KB	4 KB	96 KB
5x7	1 KB	6 KB	128 KB

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by Renesas Electronics to know the specification of quality grade on the devices and its recommended applications.

2.1.2 78K0/KC2

(1) Port functions (1/2): 78K0/KC2

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0. 2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TI000
P01				TI010/TO00
P10	I/O	Port 1. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SCK10/TxD0
P11				SI10/RxD0
P12				SO10
P13				TxD6
P14				RxD6
P15				TOH0
P16				TOH1/INTP5
P17				TI50/TO50
P20 to P25	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Analog input	ANI0 to ANI5
P26 ^{Note 1} , P27 ^{Note 1}				ANI6 ^{Note 1} , ANI7 ^{Note 1}
P30	I/O	Port 3. 4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	INTP1
P31				INTP2/OCD1A ^{Note 2}
P32				INTP3/OCD1B ^{Note 2}
P33				TI51/TO51/INTP4
P40 ^{Note 1} , P41 ^{Note 1}	I/O	Port 4. 2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	—
P60	I/O	Port 6. 4-bit I/O port. Output of P60 to P63 is N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units.	Input port	SCL0
P61				SDA0
P62				EXSCL0
P63				—
P70, P71	I/O	Port 7. 6-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	KR0, KR1
P72 ^{Note 1} , P73 ^{Note 1}				KR2 ^{Note 1} , KR3 ^{Note 1}
P74 ^{Note 3} , P75 ^{Note 3}				—

Notes 1. 44-pin and 48-pin products only

For the 38-pin products, be sure to set bits 6 and 7 of PM2 to “1”, and bits 0 and 1 of PM4, bits 2 and 3 of PM7, bits 6 and 7 of P2, bits 0 and 1 of P4, and bits 2 and 3 of P7 to “0”.

2. μ PD78F0513D, 78F0513DA, 78F0515D and 78F0515DA (product with on-chip debug function) only**3.** 48-pin products only

Table 5-3. Port Functions (1/3)

KB2	KC2	KD2	KES	KF2	Function Name	I/O	Function	After Reset	Alternate Function
√	√	√	√	√	P00	I/O	Port 0. I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TI000
√	√	√	√	√	P01				TI010/TO00
–	–	Note 1	Note 2	√	P02				SO11
–	–	Note 1	Note 2	√	P03				SI11
–	–	–	Note 2	√	P04				̄SCK11
–	–	–	Note 2	√	P05				TI001/̄SSI11
–	–	–	Note 2	√	P06				TI011/TO01
√	√	√	√	√	P10	I/O	Port 1. I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	̄SCK10/TxD0
√	√	√	√	√	P11				SI10/RxD0
√	√	√	√	√	P12				SO10
√	√	√	√	√	P13				TxD6
√	√	√	√	√	P14				RxD6
√	√	√	√	√	P15				TOH0
√	√	√	√	√	P16				TOH1/INTP5
√	√	√	√	√	P17				TI50/TO50
√	√	√	√	√	P20	I/O	Port 2. I/O port. Input/output can be specified in 1-bit units.	Analog input	ANI0
√	√	√	√	√	P21				ANI1
√	√	√	√	√	P22				ANI2
√	√	√	√	√	P23				ANI3
–	√	√	√	√	P24				ANI4
–	√	√	√	√	P25				ANI5
–	Note 3	√	√	√	P26				ANI6
–	Note 3	√	√	√	P27				ANI7
√	√	√	√	√	P30	I/O	Port 3. I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Analog input	INTP1
√	√	√	√	√	P31				INTP2/ OCD1A ^{Note 4}
√	√	√	√	√	P32				INTP3/ OCD1B ^{Note 4}
√	√	√	√	√	P33				TI51/TO51/ INTP4

- Notes**
1. The 78K0/KD2 products are only provided with port functions (P02 and P03) and not alternate functions.
 2. The 78K0/KE2 products whose flash memory is less than 32 KB are only provided with port functions (P02 to P06) and not alternate functions. The 78K0/KE2 products whose flash memory is at least 48 KB are provided with port functions (P02 to P06) and alternate functions.
 3. This is not mounted onto 38-pin products of the 78K0/KC2. For the 38-pin products, be sure to set bits 6 and 7 of PM2 to "1" and bits 6 and 7 of P2 to "0".
 4. OCD1A and OCD1B are provided to the products with an on-chip debug function (μ PD78F05xxD and 78F05xxDA) only.

Remark √: Mounted, –: Not mounted

Table 5-6. Settings of Port Mode Register and Output Latch When Using Alternate Function (2/2)

Pin Name	Alternate Function		PM _{xx}	P _{xx}
	Function Name	I/O		
P30 to P32	INTP1 to INTP3	Input	1	×
P33	INTP4	Input	1	×
	TI51	Input	1	×
	TO51	Output	0	0
P60	SCL0	I/O	0	0
P61	SDA0	I/O	0	0
P62	EXSCL0	Input	1	×
P70 to P77	KR0 to KR7	Input	1	×
P120	INTP0	Input	1	×
	EXLVI	Input	1	×
P121	X1 ^{Note}	—	×	×
P122	X2 ^{Note}	—	×	×
	EXCLK ^{Note}	Input	×	×
P123	XT1 ^{Note}	—	×	×
P124	XT2 ^{Note}	—	×	×
	EXCLKS ^{Note}	Input	×	×
P140	PCL	Output	0	0
	INTP6	Input	1	×
P141	BUZ	Output	0	0
	INTP7	Input	1	×
	BUSY0	Input	1	×
P142	SCKA0	Input	1	×
		Output	0	1
P143	SIA0	Input	1	×
P144	SOA0	Output	0	0
P145	STB0	Output	0	0

Note When using the P121 to P124 pins to connect a resonator for the main system clock (X1, X2) or subsystem clock (XT1, XT2), or to input an external clock for the main system clock (EXCLK) or subsystem clock (EXCLKS), the X1 oscillation mode, XT1 oscillation mode, or external clock input mode must be set by using the clock operation mode select register (OSCCTL) (for details, see **6.3 (1) Clock operation mode select register (OSCCTL)** and **(3) Setting of operation mode for subsystem clock pin**). The reset value of OSCCTL is 00H (all of the P121 to P124 are I/O port pins). At this time, setting of PM121 to PM124 and P121 to P124 is not necessary.


Remarks 1. ×: Don't care

PM_{xx}: Port mode register


P_{xx}: Port output latch

- 2.** X1, X2, P31, and P32 of the product with an on-chip debug function (μ PD78F05xxD and 78F05xxDA) can be used as on-chip debug mode setting pins (OCD0A, OCD0B, OCD1A, and OCD1B) when the on-chip debug function is used. For how to connect an on-chip debug emulator (QB-MINI2), see **CHAPTER 28 ON-CHIP DEBUG FUNCTION (μ PD78F05xxD AND 78F05xxDA ONLY)**.


Figure 7-26. Example of Software Processing in External Event Counter Mode



<1> Count operation start flow



<2> Count operation stop flow




Note Care must be exercised when setting TOC0n. For details, see 7.3 (3) 16-bit timer output control register 0n (TOC0n).

Remark n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
 n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products

**Figure 7-32. Timing Example of Clear & Start Mode Entered by TI00n Pin Valid Edge Input
(CR00n: Capture Register, CR01n: Compare Register) (2/2)**

(b) TOC0n = 13H, PRM0n = 10H, CRC0n = 03H, TMC0n = 0AH, CR01n = 0003H



This is an application example where the width set to CR01n (4 clocks in this example) is to be output from the TO0n pin when the count value has been captured & cleared.

TM0n is cleared (to 0000H) at the rising edge detection of the TI00n pin and captured to CR00n at the falling edge detection of the TI00n pin. The TO0n output level is inverted when TM0n is cleared (to 0000H) because the rising edge of the TI00n pin has been detected or when the value of TM0n matches that of a compare register (CR01n).


When bit 1 (CRC0n1) of capture/compare control register 0n (CRC0n) is 1, the count value of TM0n is captured to CR00n in the phase reverse to that of the input signal of the TI00n pin, but the capture interrupt signal (INTTM00n) is not generated. However, the INTTM00n interrupt is generated when the valid edge of the TI01n pin is detected. Mask the INTTM00n signal when it is not used.

Remark n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products

n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products

**Figure 7-42. Timing Example of Free-Running Timer Mode
(CR00n: Capture Register, CR01n: Capture Register) (1/2)**

(a) TOC0n = 13H, PRM0n = 50H, CRC0n = 05H, TMC0n = 04H



This is an application example where the count values that have been captured at the valid edges of separate capture trigger signals are stored in separate capture registers in the free-running timer mode.

The count value is captured to CR01n when the valid edge of the TI00n pin input is detected and to CR00n when the valid edge of the TI01n pin input is detected.

Remark n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products

(2) Measuring the pulse width by using one input signal of the TI00n pin (free-running timer mode)


Set the free-running timer mode (TMC0n3 and TMC0n2 = 01). The count value of TM0n is captured to CR00n in the phase reverse to the valid edge detected on the TI00n pin. When the valid edge of the TI00n pin is detected, the count value of TM0n is captured to CR01n.

By this measurement method, values are stored in separate capture registers when a width from one edge to another is measured. Therefore, the capture values do not have to be saved. By subtracting the value of one capture register from that of another, a high-level width, low-level width, and cycle are calculated.

If an overflow occurs, the value becomes negative if one captured value is simply subtracted from another and, therefore, a borrow occurs (bit 0 (CY) of the program status word (PSW) is set to 1). If this happens, ignore CY and take the calculated value as the pulse width. In addition, clear bit 0 (OVF0n) of 16-bit timer mode control register 0n (TMC0n) to 0.

Figure 7-54. Timing Example of Pulse Width Measurement (2)

• TMC0n = 04H, PRM0n = 10H, CRC0n = 07H



Remark n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
 n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products

(3) Port mode registers 1 and 3 (PM1, PM3)

These registers set port 1 and 3 input/output in 1-bit units.

When using the P17/TO50/TI50 and P33/TO51/TI51/INTP4 pins for timer output, clear PM17 and PM33 and the output latches of P17 and P33 to 0.

When using the P17/TO50/TI50 and P33/TO51/TI51/INTP4 pins for timer input, set PM17 and PM33 to 1. The output latches of P17 and P33 at this time may be 0 or 1.

PM1 and PM3 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Figure 8-9. Format of Port Mode Register 1 (PM1)

Address: FF21H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10

PM1n	P1n pin I/O mode selection (n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Figure 8-10. Format of Port Mode Register 3 (PM3)

Address: FF23H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM3	1	1	1	1	PM33	PM32	PM31	PM30

PM3n	P3n pin I/O mode selection (n = 0 to 3)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Remark LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol intended to aid the cost reduction of an automotive network.

LIN communication is single-master communication, and up to 15 slaves can be connected to one master.

The LIN slaves are used to control the switches, actuators, and sensors, and these are connected to the LIN master via the LIN network.


Normally, the LIN master is connected to a network such as CAN (Controller Area Network).

In addition, the LIN bus uses a single-wire method and is connected to the nodes via a transceiver that complies with ISO9141.

In the LIN protocol, the master transmits a frame with baud rate information and the slave receives it and corrects the baud rate error. Therefore, communication is possible when the baud rate error in the slave is $\pm 15\%$ or less.

Figures 15-1 and 15-2 outline the transmission and reception operations of LIN.

Figure 15-1. LIN Transmission Operation



- Notes**
1. The wakeup signal frame is substituted by 80H transmission in the 8-bit mode.
 2. The sync break field is output by hardware. The output width is the bit length set by bits 4 to 2 (SBL62 to SBL60) of asynchronous serial interface control register 6 (ASICL6) (see **15.4.2 (2) (h) SBF transmission**).
 3. INTST6 is output on completion of each transmission. It is also output when SBF is transmitted.

Remark The interval between each field is controlled by software.

(i) SBF reception


When the device is used in LIN communication operation, the SBF (Synchronous Break Field) reception control function is used for reception. For the reception operation of LIN, see **Figure 15-2 LIN Reception Operation**.

Reception is enabled when bit 7 (POWER6) of asynchronous serial interface operation mode register 6 (ASIM6) is set to 1 and then bit 5 (RXE6) of ASIM6 is set to 1. SBF reception is enabled when bit 6 (SBRT6) of asynchronous serial interface control register 6 (ASICL6) is set to 1. In the SBF reception enabled status, the RxD6 pin is sampled and the start bit is detected in the same manner as the normal reception enable status.


When the start bit has been detected, reception is started, and serial data is sequentially stored in the receive shift register 6 (RXS6) at the set baud rate. When the stop bit is received and if the width of SBF is 11 bits or more, a reception completion interrupt request (INTSR6) is generated as normal processing. At this time, the SBRF6 and SBRT6 bits are automatically cleared, and SBF reception ends. Detection of errors, such as OVE6, PE6, and FE6 (bits 0 to 2 of asynchronous serial interface reception error status register 6 (ASIS6)) is suppressed, and error detection processing of UART communication is not performed. In addition, data transfer between receive shift register 6 (RXS6) and receive buffer register 6 (RXB6) is not performed, and the reset value of FFH is retained. If the width of SBF is 10 bits or less, an interrupt does not occur as error processing after the stop bit has been received, and the SBF reception mode is restored. In this case, the SBRF6 and SBRT6 bits are not cleared.

Figure 15-23. SBF Reception

1. Normal SBF reception (stop bit is detected with a width of more than 10.5 bits)



2. SBF reception error (stop bit is detected with a width of 10.5 bits or less)



Remark RxD6: RxD6 pin (input)
 SBRT6: Bit 6 of asynchronous serial interface control register 6 (ASICL6)
 SBRF6: Bit 7 of ASICL6
 INTSR6: Reception completion interrupt request

<R>

Figure 18-5. Format of IIC Control Register 0 (IICC0) (4/4)

SPT0	Stop condition trigger
0	Stop condition is not generated.
1	Stop condition is generated (termination of master device's transfer).
<p>Cautions concerning set timing</p> <ul style="list-style-type: none"> For master reception: Cannot be set to 1 during transfer. Can be set to 1 only in the waiting period when ACKE0 has been cleared to 0 and slave has been notified of final reception. For master transmission: A stop condition cannot be generated normally during the acknowledge period. Therefore, set it during the wait period that follows output of the ninth clock. Cannot be set to 1 at the same time as start condition trigger (STT0). SPT0 bit can be set to 1 only when in master mode. When WTIM0 has been cleared to 0, if SPT0 bit is set to 1 during the wait period that follows output of eight clocks, note that a stop condition will be generated during the high-level period of the ninth clock. WTIM0 should be changed from 0 to 1 during the wait period following the output of eight clocks, and SPT0 bit should be set to 1 during the wait period that follows the output of the ninth clock. Setting SPT0 bit to 1 and then setting it again before it is cleared to 0 is prohibited. 	
Condition for clearing (SPT0 = 0)	
<ul style="list-style-type: none"> Cleared by loss in arbitration Automatically cleared after stop condition is detected Cleared by LREL0 = 1 (exit from communications) When IICE0 = 0 (operation stop) Reset 	
Condition for setting (SPT0 = 1)	
<ul style="list-style-type: none"> Set by instruction 	

Caution When bit 3 (TRC0) of the IIC status register 0 (IICS0) is set to 1 (transmission status), bit 5 (WREL0) of the IICC0 register is set to 1 during the ninth clock and wait is canceled, after which the TRC0 bit is cleared (reception status) and the SDA0 line is set to high impedance. Release the wait performed while the TRC bit is 1 (transmission status) by writing to the IIC shift register.

Remark Bit 0 (SPT0) becomes 0 when it is read after data setting.

Figure 18-7. Format of IIC Flag Register 0 (IICF0)

Address: FFABH	After reset: 00H	R/W ^{Note}					
Symbol	<7>	<6>	5	4	3	2	<1> <0>
IICF0	STCF	IICBSY	0	0	0	0	STCEN IICRSV

STCF	STT0 clear flag	
0	Generate start condition	
1	Start condition generation unsuccessful: clear STT0 flag	
Condition for clearing (STCF = 0)		Condition for setting (STCF = 1)
<ul style="list-style-type: none"> Cleared by STT0 = 1 When IICE0 = 0 (operation stop) Reset 		<ul style="list-style-type: none"> Generating start condition unsuccessful and STT0 bit cleared to 0 when communication reservation is disabled (IICRSV = 1).

IICBSY	I ² C bus status flag	
0	Bus release status (communication initial status when STCEN = 1)	
1	Bus communication status (communication initial status when STCEN = 0)	
Condition for clearing (IICBSY = 0)		Condition for setting (IICBSY = 1)
<ul style="list-style-type: none"> Detection of stop condition When IICE0 = 0 (operation stop) Reset 		<ul style="list-style-type: none"> Detection of start condition Setting of IICE0 bit when STCEN = 0

STCEN	Initial start enable trigger	
0	After operation is enabled (IICE0 = 1), enable generation of a start condition upon detection of a stop condition.	
1	After operation is enabled (IICE0 = 1), enable generation of a start condition without detecting a stop condition.	
Condition for clearing (STCEN = 0)		Condition for setting (STCEN = 1)
<ul style="list-style-type: none"> Detection of start condition Reset 		<ul style="list-style-type: none"> Set by instruction

IICRSV	Communication reservation function disable bit	
0	Enable communication reservation	
1	Disable communication reservation	
Condition for clearing (IICRSV = 0)		Condition for setting (IICRSV = 1)
<ul style="list-style-type: none"> Cleared by instruction Reset 		<ul style="list-style-type: none"> Set by instruction

Note Bits 6 and 7 are read-only.

- Cautions**
1. Write to STCEN bit only when the operation is stopped (IICE0 = 0).
 2. As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCEN = 1, when generating the first start condition (STT0 = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
 3. Write to IICRSV bit only when the operation is stopped (IICE0 = 0).




Remark STT0: Bit 1 of IIC control register 0 (IICC0)
IICE0: Bit 7 of IIC control register 0 (IICC0)

19.4.2 Division operation

- Initial setting
 1. Set operation data to multiplication/division data register A0 (MDA0L and MDA0H) and multiplication/division data register B0 (MDB0).
 2. Set bits 0 (DMUSEL0) and 7 (DMUE) of multiplier/divider control register 0 (DMUC0) to 0 and 1, respectively. Operation will start.
- During operation
 3. The operation will be completed when 32 peripheral hardware clocks (f_{PRS}) have been issued after the start of the operation (intermediate data is stored in the MDA0L and MDA0H registers and remainder data register 0 (SDR0) during operation, and therefore the read values of these registers are not guaranteed).
- End of operation
 4. The result data is stored in the MDA0L, MDA0H, and SDR0 registers.
 5. DMUE is cleared to 0 (end of operation).
 6. After the operation, an interrupt request signal (INTDMU) is generated.
- Next operation
 7. To execute multiplication next, start from the initial setting in **19.4.1 Multiplication operation**.
 8. To execute division next, start from the initial setting in **19.4.2 Division operation**.

(b) Release by reset signal generation

When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 22-4. HALT Mode Release by Reset**(1) When high-speed system clock is used as CPU clock****(2) When internal high-speed oscillation clock is used as CPU clock****(3) When subsystem clock is used as CPU clock^{Note 1}**

Notes 1. The 78K0/KB2 is not provided with a subsystem clock.


2. Oscillation stabilization time is not required when using the external subsystem clock (f_{EXCLKS}) as the subsystem clock.

Remark f_x : X1 clock oscillation frequency

<R>


Figure 22-6. STOP Mode Release by Interrupt Request Generation (1/2)

(1) When high-speed system clock (X1 oscillation) is used as CPU clock




(2) When high-speed system clock (external clock input) is used as CPU clock

- When AMPH = 1



- When AMPH = 0



Note The wait time is as follows:

- When vectored interrupt servicing is carried out: 17 or 18 clocks
- When vectored interrupt servicing is not carried out: 11 or 12 clocks

Remark The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.


27.5 Communication Mode

Communication between the dedicated flash memory programmer and the 78K0/Kx2 microcontrollers is established by serial communication via CSI10 or UART6 of the 78K0/Kx2 microcontrollers.

(1) CSI10

Transfer rate: 2.4 kHz to 2.5 MHz


Figure 27-4. Communication with Dedicated Flash memory programmer (CSI10)



(2) UART6

Transfer rate: 115200 bps

Figure 27-5. Communication with Dedicated Flash memory programmer (UART6)



27.10.1 Boot swap function

If rewriting the boot area has failed during self-programming due to a power failure or some other cause, the data in the boot area may be lost and the program may not be restarted by resetting.

The boot swap function is used to avoid this problem.

Before erasing boot cluster 0^{Note}, which is a boot program area, by self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the 78K0/Kx2 microcontrollers, so that boot cluster 1 is used as a boot area. After that, erase or write the original boot program area, boot cluster 0.

As a result, even if a power failure occurs while the boot programming area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

If the program has been correctly written to boot cluster 0, restore the original boot area by using the set information function of the firmware of the 78K0/Kx2 microcontrollers.


Note A boot cluster is a 4 KB area and boot clusters 0 and 1 are swapped by the boot swap function.

Boot cluster 0 (0000H to 0FFFH): Original boot program area

Boot cluster 1 (1000H to 1FFFH): Area subject to boot swap function

Caution When executing boot swapping, do not use the E.P.V command with the dedicated flash memory programmer.

Figure 27-15. Boot Swap Function



Remark Boot cluster 1 becomes 0000H to 0FFFH when a reset is generated after the boot flag has been set.