

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | 78K/0   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | 3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART                                      |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 55  |
| Program Memory Size        | 48KB (48K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | -   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0534aga-hab-ax |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| 48-pin<br>products<br>of the<br>78K0/KC2  | 78K0/KD2   | 78K0/KE2   | 78K0/KF2   | IMS           | IXS | ROM<br>Capacity          | Internal<br>High-<br>Speed<br>RAM<br>Capacity | Internal<br>Expansion<br>RAM<br>Capacity |
|---|--|--|--|---------------|-----|--------------------------|---|--|
| μPD78F0511,<br>78F0511A   | μPD78F0521,<br>78F0521A                                  | μPD78F0531,<br>78F0531A                                  | _  | 04H           | 0CH | 16 KB                    | 768 bytes                                     | _  |
| μPD78F0512,<br>78F0512A   | μPD78F0522,<br>78F0522A                                  | μPD78F0532,<br>78F0532A                                  | -  | C6H           | 0CH | 24 KB                    | 1 KB  | _  |
| μPD78F0513,<br>78F0513A   | μPD78F0523,<br>78F0523A                                  | μPD78F0533,<br>78F0533A                                  | -  | C8H           | 0CH | 32 KB                    | 1 KB  | _  |
| μPD78F0514,<br>78F0514A   | μPD78F0524,<br>78F0524A                                  | μPD78F0534,<br>78F0534A                                  | μPD78F0544,<br>78F0544A                                  | ССН           | 0AH | 48 KB                    | 1 KB  | 1 KB                                     |
| μθD78F0515,<br>78F0515A,<br>78F0515D <sup>Note 1</sup> ,<br>78F0515DA <sup>Note 1</sup> | μPD78F0525,<br>78F0525A                                  | µРD78F0535,<br>78F0535A                                  | μΡD78F0545,<br>78F0545A                                  | CFH           | 08H | 60 KB                    |   | 2 KB                                     |
| -   | μθD78F0526,<br>78F0526A                                  | μθD78F0536,<br>78F0536A                                  | μθD78F0546,<br>78F0546A                                  | CCH<br>Note 2 | 04H | 96 KB <sup>Note 2</sup>  |   | 4 KB                                     |
| _   | μPD78F0527,<br>78F0527A,<br>78F0527D <sup>Note 1</sup> , | μPD78F0537,<br>78F0537A,<br>78F0537D <sup>Note 1</sup> , | μPD78F0547,<br>78F0547A,<br>78F0547D <sup>Note 1</sup> , | CCH<br>Note 2 | 00H | 128 KB <sup>Note 2</sup> |   | 6 KB                                     |

# Table 3-2. Set Values of Internal Memory Size Switching Register (IMS) and Internal Expansion RAM Size Switching Register (IXS) (48-pin products of the 78K0/KC2, 78K0/KD2, 78K0/KE2, and 78K0/KF2)

**Notes 1.** The ROM and RAM capacities of the products with the on-chip debug function can be debugged according to the debug target products. Set IMS and IXS according to the debug target products.

78F0547DA<sup>Note 1</sup>

2. The μPD78F05x6 and 78F05x6A (x = 2 to 4) have internal ROMs of 96 KB, and the μPD78F05x7, 78F05x7A, 78F05x7D and 78F05x7DA (x = 2 to 4) have those of 128 KB. However, the set value of IMS of these devices is the same as those of the 48 KB product because memory banks are used. For how to set the memory banks, see 4.3 Memory Bank Select Register (BANK).

78F0527DA<sup>Note 1</sup>

78F0537DA<sup>Note 1</sup>





Figure 3-1. Memory Map (µPD78F0500 and 78F0500A)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H.

When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.8 Security Settings).
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-3 Correspondence Between Address Values and Block Numbers in Flash Memory**.





## Figure 3-7. Memory Map (μPD78F0515, 78F0515A, 78F0525, 78F0525A, 78F05355, 78F0535A, 78F0545, and 78F0545A)

- **Notes 1.** When boot swap is not used: Set the option bytes to 0080H to 0084H.
  - When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.
  - 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.8 Security Settings).
  - 3. The buffer RAM is incorporated only in the  $\mu$ PD78F0545 and 78F0545A (78K0/KF2). The area from FA00H to FA1FH cannot be used with the  $\mu$ PD78F0515, 78F0515A, 78F0525A, 78F0525A, 78F0535A, and 78F0535A.
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-3 Correspondence Between Address Values and Block Numbers in Flash Memory**.





Figure 5-3. Block Diagram of P02 (1/2)



## (1) 78K0/KE2 products whose flash memory is less than 32 KB and 78K0/KD2

**Remark** With products not provided with an EVDD or EVSS pin, replace EVDD with VDD, or replace EVSS with VSS.





Figure 5-9. Block Diagram of P12 and P15

- P1: Port register 1
- PU1: Pull-up resistor option register 1
- PM1: Port mode register 1
- RD: Read signal
- WR××: Write signal

Remark With products not provided with an EVDD or EVSS pin, replace EVDD with VDD, or replace EVSS with VSS.



## 11.4 Operation of Watchdog Timer

#### **11.4.1 Controlling operation of watchdog timer**

- 1. When the watchdog timer is used, its operation is specified by the option byte (0080H).
  - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (0080H) to 1 (the counter starts operating after a reset release) (for details, see CHAPTER 26).

| WDTON | Operation Control of Watchdog Timer Counter/Illegal Access Detection                                   |
|-------|--|
| 0     | Counter operation disabled (counting stopped after reset), illegal access detection operation disabled |
| 1     | Counter operation enabled (counting started after reset), illegal access detection operation enabled   |

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (0080H) (for details, see **11.4.2** and **CHAPTER 26**).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (0080H) (for details, see **11.4.3** and **CHAPTER 26**).
- 2. After a reset release, the watchdog timer starts counting.
- 3. By writing "ACH" to WDTE after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
- 4. After that, write WDTE the second time or later after a reset release during the window open period. If WDTE is written during a window close period, an internal reset signal is generated.
- 5. If the overflow time expires without "ACH" written to WDTE, an internal reset signal is generated. A internal reset signal is generated in the following cases.
  - If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
  - If data other than "ACH" is written to WDTE
  - If the instruction is fetched from an area not set by the IMS and IXS registers (detection of an invalid check during a CPU program loop)
  - If the CPU accesses an area not set by the IMS and IXS registers (excluding FB00H to FFCFH and FFE0H to FFFFH) by executing a read/write instruction (detection of an abnormal access during a CPU program loop)
- Cautions 1. The first writing to WDTE after a reset release clears the watchdog timer, if it is made before the overflow time regardless of the timing of the writing, and the watchdog timer starts counting again.
  - 2. If the watchdog timer is cleared by writing "ACH" to WDTE, the actual overflow time may be different from the overflow time set by the option byte by up to 2/f<sub>RL</sub> seconds.
  - 3. The watchdog timer can be cleared immediately before the count value overflows (FFFFH).



## 13.3 Registers Used in A/D Converter

The A/D converter uses the following six registers.

- A/D converter mode register (ADM)
- A/D port configuration register (ADPC)
- Analog input channel specification register (ADS)
- Port mode register 2 (PM2)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)

### (1) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion. ADM can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

#### Figure 13-3. Format of A/D Converter Mode Register (ADM)



| ADCS | A/D conversion operation control |  |  |  |  |  |
|------|----------------------------------|--|--|--|--|--|
| 0    | Stops conversion operation       |  |  |  |  |  |
| 1    | Enables conversion operation     |  |  |  |  |  |

| ADCE | Comparator operation control <sup>Note 2</sup> |  |  |  |  |  |  |
|------|--|--|--|--|--|--|--|
| 0    | Stops comparator operation                     |  |  |  |  |  |  |
| 1    | Enables comparator operation                   |  |  |  |  |  |  |

- Notes 1. For details of FR2 to FR0, LV1, LV0, and A/D conversion, see Table 13-2 A/D Conversion Time Selection (Conventional-specification Products (μPD78F05xx and 78F05xxD)), and Table 13-3 A/D Conversion Time Selection (Expanded-specification Products (μPD78F05xxA and 78F05xxDA)).
  - 2. The operation of the comparator is controlled by ADCS and ADCE, and it takes 1  $\mu$ s from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 1  $\mu$ s or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result. Otherwise, ignore data of the first conversion.

| Table 13-1. | Settings | of ADCS | and ADCE |
|-------------|----------|---------|----------|
|-------------|----------|---------|----------|

| ADCS | ADCE | A/D Conversion Operation   |
|------|------|--|
| 0    | 0    | Stop status (DC power consumption path does not exist)                         |
| 0    | 1    | Conversion waiting mode (comparator operation, only comparator consumes power) |
| 1    | 0    | Conversion mode (comparator operation stopped <sup>Note</sup> )                |
| 1    | 1    | Conversion mode (comparator operation)   |

**Note** Ignore the first conversion data.

## CHAPTER 14 SERIAL INTERFACE UARTO

### 14.1 Functions of Serial Interface UART0

Serial interface UART0 are mounted onto all 78K0/Kx2 microcontroller products. Serial interface UART0 has the following two modes.

#### (1) Operation stop mode

This mode is used when serial communication is not executed and can enable a reduction in the power consumption. For details, see **14.4.1** Operation stop mode.

### (2) Asynchronous serial interface (UART) mode

The functions of this mode are outlined below.

For details, see 14.4.2 Asynchronous serial interface (UART) mode and 14.4.3 Dedicated baud rate generator.

- Maximum transfer rate: 625 kbps
- Two-pin configuration TxD0: Transmit data output pin

RxD0: Receive data input pin

- Length of communication data can be selected from 7 or 8 bits.
- Dedicated on-chip 5-bit baud rate generator allowing any baud rate to be set
- Transmission and reception can be performed independently (full-duplex operation).
- Fixed to LSB-first communication
- Cautions 1. If clock supply to serial interface UART0 is not stopped (e.g., in the HALT mode), normal operation continues. If clock supply to serial interface UART0 is stopped (e.g., in the STOP mode), each register stops operating, and holds the value immediately before clock supply was stopped. The TxD0 pin also holds the value immediately before clock supply was stopped and outputs it. However, the operation is not guaranteed after clock supply is resumed. Therefore, reset the circuit so that POWER0 = 0, RXE0 = 0, and TXE0 = 0.
  - 2. Set POWER0 = 1 and then set TXE0 = 1 (transmission) or RXE0 = 1 (reception) to start communication.
  - 3. TXE0 and RXE0 are synchronized by the base clock (fxcLK0) set by BRGC0. To enable transmission or reception again, set TXE0 or RXE0 to 1 at least two clocks of base clock after TXE0 or RXE0 has been cleared to 0. If TXE0 or RXE0 is set within two clocks of base clock, the transmission circuit or reception circuit may not be initialized.
  - 4. Set transmit data to TXS0 at least one base clock (fxcLK0) after setting TXE0 = 1.



### (3) Asynchronous serial interface transmission status register 6 (ASIF6)

This register indicates the status of transmission by serial interface UART6. It includes two status flag bits (TXBF6 and TXSF6).

Transmission can be continued without disruption even during an interrupt period, by writing the next data to the TXB6 register after data has been transferred from the TXB6 register to the TXS6 register.

This register is read-only by an 8-bit memory manipulation instruction.

Reset signal generation, or clearing bit 7 (POWER6) or bit 6 (TXE6) of ASIM6 to 0 clears this register to 00H.

#### Figure 15-7. Format of Asynchronous Serial Interface Transmission Status Register 6 (ASIF6)

#### Address: FF55H After reset: 00H R

| Symbol | 7 | 6 | 5 | 4 | 3 | 2 | 1     | 0     |
|--------|---|---|---|---|---|---|-------|-------|
| ASIF6  | 0 | 0 | 0 | 0 | 0 | 0 | TXBF6 | TXSF6 |

| TXBF6 | Transmit buffer data flag  |
|-------|--|
| 0     | If POWER6 = 0 or TXE6 = 0, or if data is transferred to transmit shift register 6 (TXS6) |
| 1     | If data is written to transmit buffer register 6 (TXB6) (if data exists in TXB6)         |

| TXSF6 | Transmit shift register data flag   |
|-------|---|
| 0     | If POWER6 = 0 or TXE6 = 0, or if the next data is not transferred from transmit buffer register 6 (TXB6) after completion of transfer |
| 1     | If data is transferred from transmit buffer register 6 (TXB6) (if data transmission is in progress)                                   |

- Cautions 1. To transmit data continuously, write the first transmit data (first byte) to the TXB6 register. Be sure to check that the TXBF6 flag is "0". If so, write the next transmit data (second byte) to the TXB6 register. If data is written to the TXB6 register while the TXBF6 flag is "1", the transmit data cannot be guaranteed.
  - 2. To initialize the transmission unit upon completion of continuous transmission, be sure to check that the TXSF6 flag is "0" after generation of the transmission completion interrupt, and then execute initialization. If initialization is executed while the TXSF6 flag is "1", the transmit data cannot be guaranteed.

## (4) Clock selection register 6 (CKSR6)

This register selects the base clock of serial interface UART6. CKSR6 can be set by an 8-bit memory manipulation instruction. Reset signal generation sets this register to 00H.

**Remark** CKSR6 can be refreshed (the same value is written) by software during a communication operation (when bits 7 and 6 (POWER6, TXE6) of ASIM6 = 1 or bits 7 and 5 (POWER6, RXE6) of ASIM6 = 1).



#### (4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

## Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.





As shown in Figure 15-25, the latch timing of the receive data is determined by the counter set by baud rate generator control register 6 (BRGC6) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$ 

Brate:Baud rate of UART6k:Set value of BRGC6FL:1-bit data lengthMargin of latch timing: 2 clocks



P03

SI11

SI11

P03

SI11

SO11

SO11

P02<sup>Note 2</sup>

SO11

SO11

SCK11

(input) Note 4

SCK11

(input)

Note 4

SCK11

(output)

SCK11

(output)

SCK11

(output)

TI001/

P05

SSI11

TI001/

P05

SSI11

TI001/

P05

TI001/

P05

TI001/

P05

CSIE11

0

1

1

1

1

1

1

1

1

0

1

1

| ial inte | al interface CSI11 |                     |                     |                     |                     |                     |                     |                     |                     |                                      |              |                       |                       |                     |
|----------|--------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|--------------------------------------|--------------|-----------------------|-----------------------|---------------------|
| rrmD11   | SSE11              | PM03                | P03                 | PM02                | P02                 | PM04                | P04                 | PM05                | P05                 | CSI11                                |              | Pin F                 | unction               |                     |
|          |                    |                     |                     |                     |                     |                     |                     |                     |                     | Operation                            | SI11/<br>P03 | SO11/<br>P02          | SCK11/<br>P04         | SSI11/<br>TI001/P05 |
| 0        | ×                  | × <sup>Note 1</sup> | Stop                                 | P03          | P02 <sup>Note 2</sup> | P04 <sup>Note 3</sup> | TI001/<br>P05       |
| 0        | 0                  | 1                   | ×                   | × <sup>Note 1</sup> | × <sup>Note 1</sup> | 1                   | ×                   | × <sup>Note 1</sup> | × <sup>Note 1</sup> | Slave<br>reception <sup>Note 4</sup> | SI11         | P02 <sup>Note 2</sup> | SCK11<br>(input)      | TI001/<br>P05       |
|          | 1                  |                     |                     |                     |                     |                     |                     | 1                   | ×                   |                                      |              |                       | Note 4                | SSI11               |

1

×Note 1

1

×<sup>Note 1</sup>

×<sup>Note 1</sup>

×Note 1

Note

×

\_Note 1

×

Note

Vote 1

Note

Slave

transmission<sup>Note 4</sup>

Slave transmission/

reception<sup>Note 4</sup>

Master

reception

Master transmission

Master

transmission/

reception

## Table 16-2. Relationship Between Register Settings and Pins (2/2)

## (b) Ser

0

1

0

1

0

0

0

1

1

×<sup>Note 1</sup>

1

×

×

×Note 1

×

0

0

×Note 1

0

0

0

0

×Note

0

0

1

1

0

0

0

×

×

1

1

1

Notes 1. Can be set as port function.

- 2. To use P02/SO11 as general-purpose port, set the serial clock selection register 11 (CSIC11) in the default status (00H).
- **3** To use P04/SCK11 as port pins, clear CKP11 to 0.
- To use the slave mode, set CKS112, CKS111, and CKS110 to 1, 1, 1. 4

#### Remark

| ×:                      | don't care   |
|-------------------------|--|
| CSIE11:                 | Bit 7 of serial operation mode register 11 (CSIM11)  |
| TRMD11:                 | Bit 6 of CSIM11                                      |
| CKP11:                  | Bit 4 of serial clock selection register 11 (CSIC11) |
| CKS112, CKS111, CKS110: | Bits 2 to 0 of CSIC11                                |
| PM0×:                   | Port mode register                                   |
| P0×:                    | Port output latch                                    |
|                         |  |



### (4) Synchronization control

Busy control and strobe control are functions used to synchronize transmission/reception between the master device and a slave device.

By using these functions, a shift in bits being transmitted or received can be detected.

#### (a) Busy control option

Busy control is a function to keep the serial transmission/reception by the master device waiting while the busy signal output by a slave device to the master is active.

When using this busy control option, the following conditions must be satisfied.

- Bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) is set to 1.
- Bit 4 (BUSYE0) of serial status register 0 (CSIS0) is set to 1.

Figure 17-23 shows the system configuration of the master device and slave device when the busy control option is used.



#### Figure 17-23. System Configuration When Busy Control Option Is Used

The master device inputs the busy signal output by the slave device to the BUSY0/BUZ/INTP7/P141 pin. The master device samples the input busy signal in synchronization with the falling of the serial clock. Even if the busy signal becomes active while 8-bit data is being transmitted or received, transmission/reception by the master is not kept waiting. If the busy signal is active at the rising edge of the serial clock one clock after completion of transmission/reception of the 8-bit data, the busy input becomes valid. After that, the master transmission/reception is kept waiting while the busy signal is active.

The active level of the busy signal is set by bit 3 (BUSYLV0) of CSIS0.

BUSYLV0 = 1: Active-high BUSYLV0 = 0: Active-low

When using the busy control option, select the master mode. Control with the busy signal cannot be implemented in the slave mode.

Figure 17-24 shows the example of the operation timing when the busy control option is used.

Caution Busy control cannot be used simultaneously with the interval time control function of automatic data transfer interval specification register 0 (ADTI0).





Remark The 78K0/KB2 products are not mounted with the EXSCL0 pin.



The following table shows the processing time and interrupt response time for the self-programming library.

# Table 27-13. Processing Time for Self Programming Library(Conventional-specification Products (µPD78F05xx and 78F05xxD)) (1/4)

## (1) When internal high-speed oscillation clock is used and entry RAM is located outside short direct addressing range

| Library Name                              |                   | Processing Time (µs)       |                 |                                      |                 |  |
|---|-------------------|----------------------------|-----------------|--------------------------------------|-----------------|--|
|   |                   | Normal Model of C Compiler |                 | Static Model of C Compiler/Assembler |                 |  |
|   |                   | Min.                       | Max.            | Min.                                 | Max.            |  |
| Self programming start                    | ibrary            | 4.25                       |                 |                                      |                 |  |
| Initialize library                        |                   |                            | 977             | 7.75                                 |                 |  |
| Mode check library                        |                   | 753                        | .875            | 753.125                              |                 |  |
| Block blank check library                 | /                 | 1277                       | 0.875           | 12765.875                            |                 |  |
| Block erase library                       |                   | 36909.5                    | 356318          | 36904.5                              | 356296.25       |  |
| Word write library                        |                   | 1214 (1214.375)            | 2409 (2409.375) | 1207 (1207.375)                      | 2402 (2402.375) |  |
| Block verify library                      |                   | 2561                       | 8.875           | 2561                                 | 25613.875       |  |
| Self programming end li                   | brary             | 4.25                       |                 |                                      |                 |  |
| Get information library Option value: 03H |                   | 871.25 (871.375)           |                 | 866 (866.125)                        |                 |  |
|   | Option value: 04H | 863.375                    | 5 (863.5)       | 858.125                              | (858.25)        |  |
|   | Option value: 05H | 1024.75 (                  | 1043.625)       | 1037.5 (1                            | 038.375)        |  |
| Set information library                   |                   | 105524.75                  | 790809.375      | 105523.75                            | 790808.375      |  |
| EEPROM write library                      |                   | 1496.5                     | 2691.5          | 1489.5                               | 2684.5          |  |
|   |                   | (1496.875)                 | (2691.875)      | (1489.875)                           | (2684.875)      |  |

**Remarks 1.** Values in parentheses indicate values when a write start address structure is located other than in the internal high-speed RAM.

- 2. The above processing times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).
- 3. RSTS: Bit 7 of the internal oscillation mode register (RCM)



# Table 27-13. Processing Time for Self Programming Library(Conventional-specification Products ( $\mu$ PD78F05xx and 78F05xxD)) (2/4)

### (2) When internal high-speed oscillation clock is used and entry RAM is located in short direct addressing range

| Library Name              |                   | Processing Time ( $\mu$ s) |            |                                      |            |  |  |
|---------------------------|-------------------|----------------------------|------------|--------------------------------------|------------|--|--|
|                           |                   | Normal Model of C Compiler |            | Static Model of C Compiler/Assembler |            |  |  |
|                           |                   | Min.                       | Max.       | Min.                                 | Max.       |  |  |
| Self programming start l  | ibrary            |                            | 4.25       |                                      |            |  |  |
| Initialize library        |                   | 443.5                      |            |                                      |            |  |  |
| Mode check library        |                   | 219                        | .625       | 218.875                              |            |  |  |
| Block blank check library | y                 | 1223                       | 6.625      | 12231.625                            |            |  |  |
| Block erase library       |                   | 36363.25                   | 355771.75  | 36358.25                             | 355750     |  |  |
| Word write library        |                   | 679.75                     | 1874.75    | 672.75                               | 1867.75    |  |  |
|                           |                   | (680.125)                  | (1875.125) | (673.125)                            | (1868.125) |  |  |
| Block verify library      |                   | 25072.625 25067.625        |            |                                      | 7.625      |  |  |
| Self programming end li   | brary             | 4.25                       |            |                                      |            |  |  |
| Get information library   | Option value: 03H | 337 (337.125)              |            | 331.75 (331.875)                     |            |  |  |
|                           | Option value: 04H | 329.125                    | (239.25)   | 323.87                               | 5 (324)    |  |  |
| Option value: 05H         |                   | 502.25 (503.125)           |            | 497 (497.875)                        |            |  |  |
| Set information library   |                   | 104978.5                   | 541143.125 | 104977.5                             | 541142.125 |  |  |
| EEPROM write library      |                   | 962.25                     | 2157.25    | 955.25                               | 2150.25    |  |  |
|                           |                   | (962.625)                  | (2157.625) | (955.625)                            | (2150.625) |  |  |

**Remarks 1.** Values in parentheses indicate values when a write start address structure is located other than in the internal high-speed RAM.

- 2. The above processing times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).
- 3. RSTS: Bit 7 of the internal oscillation mode register (RCM)



Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

#### **AC Characteristics**

## (1) Basic operation (1/2)

 $(T_A = -40 \text{ to } +110^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

| Parameter                         | Symbol         | Conditions  |   | 6   | MIN.                  | TYP. | MAX. | Unit |
|-----------------------------------|----------------|---|---|---|-----------------------|------|------|------|
| Instruction cycle (minimum        | Тсч            | Main  | Conventional-   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     | 0.1                   |      | 32   | μS   |
| instruction execution time)       |                | system<br>clock (fxp)<br>operation                      | specification<br>Products<br>(μPD78F05xx<br>(A2))               | $2.7~V \leq V_{\text{DD}} < 4.0~V$                        | 0.2                   |      | 32   | μS   |
|                                   |                |   | Expanded-<br>specification<br>Products<br>(µPD78F05xxA<br>(A2)) | $2.7~V \leq V_{DD} \leq 5.5~V$                            | 0.1                   |      | 32   | μs   |
|                                   |                | Subsystem   | clock (fsub) operat   | tion <sup>Note 1</sup>                                    | 114                   | 122  | 125  | μS   |
| Peripheral hardware clock         | fprs           | fprs = fxH  | Conventional-   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     |                       |      | 20   | MHz  |
| frequency                         |                | (XSEL =<br>1)   | specification<br>Products<br>(μPD78F05xx<br>(A2))               | $2.7~V \leq V_{\text{DD}} < 4.0~V$                        |                       |      | 10   | MHz  |
|                                   |                |   | Expanded-   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     |                       |      | 20   | MHz  |
|                                   |                |   | specification<br>Products<br>(μPD78F05xxA<br>(A2))              | $2.7~V \leq V_{\text{DD}} < 4.0~V$ Note 2                 |                       |      | 20   | MHz  |
|                                   |                | fprs = frh<br>(XSEL = 0)                                |   | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$                     | 7.6                   |      | 8.4  | MHz  |
| External main system clock        | <b>f</b> exclk | Conventior  | nal-specification   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     | 1.0 <sup>Note 3</sup> |      | 20.0 | MHz  |
| frequency                         |                | Products<br>(μPD78F05xx(A2))                            |   | $2.7~V \leq V_{\text{DD}} < 4.0~V$                        | 1.0 <sup>Note 3</sup> |      | 10.0 | MHz  |
|                                   |                | Expanded-specification<br>Products<br>(µPD78F05xxA(A2)) |   | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$                     | 1.0 <sup>Note 3</sup> |      | 20.0 | MHz  |
| External main system clock input  | texclкн,       | , Conventional-specification                            |   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     | 24                    |      |      | ns   |
| high-level width, low-level width | texclkl        | Products<br>(µPD78F05xx(A2))                            |   | $2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$ | 48                    |      |      | ns   |
|                                   |                | Expanded-specification<br>Products<br>(µPD78F05xxA(A2)) |   | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$                     | 24                    |      |      | ns   |

**Notes 1.** The 78K0/KB2 is not provided with a subsystem clock.

- Characteristics of the main system clock frequency. Set the division clock to be set by a peripheral function to fxH/2 (10 MHz) or less. The multiplier/divider, however, can operate on fxH (20 MHz).
- 3. 2.0 MHz (MIN.) when using UART6 during on-board programming.

#### Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

### (1) Basic operation (2/2)

```
(T_{A} = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})
```

| Parameter  | Symbol                | Conditions   | MIN.  | TYP.   | MAX. | Unit |
|--|-----------------------|--|---|--------|------|------|
| External subsystem clock frequency <sup>Note 1</sup>                                     | fexclks               |  | 32  | 32.768 | 35   | kHz  |
| External subsystem clock input<br>high-level width, low-level<br>width <sup>Note 1</sup> | texclksh,<br>texclksl |  | 12  |        |      | μS   |
| TI000, TI010, TI001, TI011<br>input high-level width, low-level                          | tтіно,<br>tті∟о       | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$              | 2/f <sub>sam</sub> +<br>0.1 <sup>Note 2</sup> |        |      | μs   |
| width  |                       | $2.7 \text{ V} \leq V_{\text{DD}} < 4.0 \text{ V}$ | 2/f <sub>sam</sub> +<br>0.2 <sup>Note 2</sup> |        |      | μs   |
| TI50, TI51 input frequency   | <b>f</b> T15          |  |   |        | 10   | MHz  |
| TI50, TI51 input high-level width,   | t⊤iн₅,                |  | 50  |        |      | ns   |
| low-level width  | t⊤il5                 |  |   |        |      |      |
| Interrupt input high-level width,  | tinтн,                |  | 1   |        |      | μS   |
| low-level width  | <b>t</b> INTL         |  |   |        |      |      |
| Key interrupt input low-level width  | tкв                   |  | 250   |        |      | ns   |
| RESET low-level width  | trsl                  |  | 10  |        |      | μS   |

Notes 1. The 78K0/KB2 is not provided with a subsystem clock.

2. Selection of fsam = fPRS, fPRS/4, fPRS/256, or fPRS, fPRS/16, fPRS/64 is possible using bits 0 and 1 (PRM000, PRM001 or PRM010, PRM011) of prescaler mode registers 00 and 01 (PRM00, PRM01). Note that when selecting the TI000 or TI001 valid edge as the count clock, fsam = fPRS.



- µPD78F0500MC(A)-CAB-AX, 78F0501MC(A)-CAB-AX, 78F0502MC(A)-CAB-AX, 78F0503MC(A)-CAB-AX
- *μ*PD78F0500MC(A2)-CAB-AX, 78F0501MC(A2)-CAB-AX, 78F0502MC(A2)-CAB-AX, 78F0503MC(A2)-CAB-AX
- μPD78F0500AMC-CAB-AX, 78F0501AMC-CAB-AX, 78F0502AMC-CAB-AX, 78F0503AMC-CAB-AX, 78F0503DAMC-CAB-AX
- µPD78F0500AMCA-CAB-G, 78F0501AMCA-CAB-G, 78F0502AMCA-CAB-G, 78F0503AMCA-CAB-G
- µPD78F0500AMCA2-CAB-G, 78F0501AMCA2-CAB-G, 78F0502AMCA2-CAB-G, 78F0503AMCA2-CAB-G



## 30-PIN PLASTIC SSOP (7.62mm (300))

detail of lead end





## NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

|      | (UNIT:mm)                       |
|------|---------------------------------|
| ITEM | DIMENSIONS                      |
| А    | 9.70±0.10                       |
| В    | 0.30                            |
| С    | 0.65 (T.P.)                     |
| D    | $0.22\substack{+0.10 \\ -0.05}$ |
| Е    | 0.10±0.05                       |
| F    | 1.30±0.10                       |
| G    | 1.20                            |
| Н    | 8.10±0.20                       |
| I    | 6.10±0.10                       |
| J    | 1.00±0.20                       |
| к    | $0.15^{+0.05}_{-0.01}$          |
| L    | 0.50                            |
| М    | 0.13                            |
| Ν    | 0.10                            |
| Р    | 3°+5°<br>-3°                    |
| Т    | 0.25(T.P.)                      |
| U    | 0.60±0.15                       |
| V    | 0.25 MAX.                       |
| W    | 0.15 MAX.                       |
|      | P30MC-65-CAB                    |



## CHAPTER 35 RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, please contact an Renesas Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www2.renesas.com/pkg/en/mount/index.html)

### Table 35-1. Soldering Conditions of Conventional-specification Products (µPD78F05xx and 78F05xxD) (1/3)

(1) 36-pin plastic FLGA (4x4)

 $\mu$ PD78F050xFC-AA3-A (x = 0 to 3), 78F0503DFC-AA3-A

64-pin plastic FLGA (5x5)

μPD78F053xFC-AA1-A (x = 1 to 7), 78F0537DFC-AA1-A

| Soldering Method | Soldering Conditions  | Recommended<br>Condition Symbol |
|------------------|---|---------------------------------|
| Infrared reflow  | Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher),<br>Count: 3 times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for<br>20 to 72 hours) | IR60-207-3                      |

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution The  $\mu$ PD78F05xxD has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.



|                    |                |                              |  |   | (20/30)  |  |
|--------------------|----------------|------------------------------|--|---|----------|--|
| Chapter            | Classification | Function                     | Details of Function  | Cautions  | Page     |  |
| Chapter 17<br>Soft |                | Serial<br>interface<br>CSIA0 | ADTP0: Automatic<br>data transfer address<br>point specification<br>register 0 | Be sure to clear bits 7 to 5 to "0".  | p. 521 🗌 |  |
|                    |                |                              | ADTI0: Automatic<br>data transfer interval<br>specification register<br>0      | Because the setting of bit 5 (STBE0) and bit 4 (BUSYE0) of serial status register 0 (CSIS0) takes priority over the ADTI0 setting, the interval time based on the setting of STBE0 and BUSYE0 is generated even when ADTI0 is cleared to 00H.   | p. 522 🗌 |  |
|                    |                |                              | 3-wire serial I/O mode   | Take relationship with the other party of communication when setting the port mode register and port register.  | p. 525 🗌 |  |
|                    |                |                              | 1-byte transmission/<br>reception  | The SOA0 pin becomes low level by an SIOA0 write.   | p. 527 🗌 |  |
|                    |                |                              | Communication start  | If CSIAE0 is set to 1 after data is written to SIOA0, communication does not start.   | p. 529 🗌 |  |
|                    |                |                              | 3-wire serial I/O mode with automatic  | A wait state may be generated when data is written to the buffer RAM. For details, see CHAPTER 36 CAUTIONS FOR WAIT.  | p. 530 🗌 |  |
|                    |                |                              | transmit/receive<br>function   | Take the relationship with the other communicating party into consideration when setting the port mode register and port register.  | p. 532 🗌 |  |
|                    |                |                              | Automatic<br>transmission/<br>reception mode                                   | Because, in the automatic transmission/reception mode, the automatic transmit/receive function writes/reads data to/from the internal buffer RAM after 1-byte transmission/reception, an interval is inserted until the next transmission/reception. As the buffer RAM write/read is performed at the same time as CPU processing, the interval is dependent upon the value of automatic data transfer interval specification register 0 (ADTI0) and the set values of bits 5 and 4 (STBE0, BUSYE0) of serial status register 0 (CSIS0) (see (5) Automatic transmit/receive interval time). | p. 534 🗌 |  |
|                    |                |                              |  | If an access to the buffer RAM by the CPU conflicts with an access to the buffer RAM by serial interface CSIA0 during the interval period, the interval time specified by automatic data transfer interval specification register 0 (ADTI0) may be extended.  | р. 534 🗌 |  |
|                    |                |                              | Automatic<br>transmission  | Because, in the automatic transmission mode, the automatic transmit/receive function reads data from the internal buffer RAM after 1-byte transmission, an interval is inserted until the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the interval is dependent upon the value of automatic data transfer interval specification register 0 (ADTI0) and the set values of bits 5 and 4 (STBE0, BUSYE0) of serial status register 0 (CSIS0) (see (5) Automatic transmit/receive interval time).   | p. 539 🗌 |  |
|                    |                |                              |  | If an access to the buffer RAM by the CPU conflicts with an access to the buffer RAM by serial interface CSIA0 during the interval period, the interval time specified by automatic data transfer interval specification register 0 (ADTI0) may be extended.  | р. 539 🗌 |  |
|                    |                |                              | Repeat transmission<br>mode  | Because, in the repeat transmission mode, a read is performed on the buffer RAM after the transmission of one byte, the interval is included in the period up to the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the interval is dependent upon automatic data transfer interval specification register 0 (ADTI0) and the set values of bits 5 and 4 (STBE0, BUSYE0) of serial status register 0 (CSIS0) (see (5) Automatic transmit/receive interval time).   | p. 541 🗌 |  |
|                    |                |                              |  |   |          | If an access to the buffer RAM by the CPU conflicts with an access to the buffer RAM by serial interface CSIA0 during the interval period, the interval time specified by automatic data transfer interval specification register 0 (ADTI0) may be extended. |

