E·X Renesas Electronics America Inc - <u>UPD78F0534AGK-GAJ-AX Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I ² C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0534agk-gaj-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(2) Non-port functions (1/2): 78K0/KB2

Function Name	I/O	Function	After Reset	Alternate Function
ANI0 to ANI3	Input	A/D converter analog input Analog P20 to P23 input		P20 to P23
EXLVI	Input	Potential input for external low-voltage detection	Input port	P120/INTP0
FLMD0	-	Flash memory programming mode setting	-	-
INTP0	Input	External interrupt request input for which the valid edge (rising	Input port	P120/EXLVI
INTP1		edge, falling edge, or both rising and falling edges) can be		P30
INTP2		specified		P31/OCD1A ^{Note}
INTP3				P32/OCD1B ^{Note}
INTP4				P33/TI51/TO51
INTP5				P16/TOH1
REGC	_	Connecting regulator output (2.5 V) stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 μ F).	-	_
RESET	Input	System reset input	-	-
RxD0	Input	Serial data input to UART0	Input port	P11/SI10
RxD6	Input	Serial data input to UART6	Input port	P14
TxD0	Output	Serial data output from UART0	Input port	P10/SCK10
TxD6	Output	Serial data output from UART6	Input port	P13
SCK10	I/O	Clock input/output for CSI10	Input port	P10/TxD0
SI10	Input	Serial data input to CSI10		P11/RxD0
SO10	Output	Serial data output from CSI10		P12
SCL0	I/O	Clock input/output for I ² C	Input port	P60
SDA0		Serial data I/O for I ² C		P61
T1000	Input	External count clock input to 16-bit timer/event counter 00 Capture trigger input to capture registers (CR000, CR010) of 16-bit timer/event counter 00	Input port	P00
TI010	Input	Capture trigger input to capture register (CR000) of 16-bit timer/event counter 00	Input port	P01/TO00
TI50	Input	External count clock input to 8-bit timer/event counter 50	Input port	P17/TO50
TI51		External count clock input to 8-bit timer/event counter 51		P33/TO51/INTP4
ТО00	Output	16-bit timer/event counter 00 output	Input port	P01/TI010
TO50	Output	8-bit timer/event counter 50 output	Input port	P17/TI50
TO51		8-bit timer/event counter 51 output		P33/TI51/INTP4
ТОНО	Output	8-bit timer H0 output	Input port	P15
TOH1		8-bit timer H1 output		P16/INTP5
X1	_	Connecting resonator for main system clock	Input port	P121/OCD0A ^{Note}
X2	_		Input port	P122/EXCLK/OCD0B ^{Note}
EXCLK	Input	External clock input for main system clock	Input port	P122/X2/OCD0B ^{Note}

Note μ PD78F0503D and 78F0503DA (product with on-chip debug function) only



KB2	KC2	KD2	KES	KF2	Function Name	I/O	Function	After Reset	Alternate Function
-	Note 1				P40	I/O	Port 4.	Input	_
-	Note 1				P41		I/O port.	port	_
-	-	-			P42		Input/output can be specified in 1-bit units.		_
-	-	-			P43		a software setting.		_
-	-	-	-		P44		, i i i i i i i i i i i i i i i i i i i		_
-	-	-	-		P45				-
-	-	-	-		P46				-
-	-	-	-		P47				-
-	-	-			P50	I/O	Port 5.	Input	-
-	-	-			P51		I/O port.	port	-
-	-	-	\checkmark		P52		Input/output can be specified in 1-bit units.		-
-	-	-	\checkmark	\checkmark	P53		a software setting.		_
-	-	-	-	\checkmark	P54				-
-	-	-	-	\checkmark	P55				-
-	-	-	-	\checkmark	P56				-
-	-	-	-	\checkmark	P57				-
\checkmark	\checkmark	\checkmark	\checkmark		P60	I/O	Port 6.	Input	SCL0
\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	P61		I/O port.	port	SDA0
-	\checkmark	\checkmark	\checkmark	\checkmark	P62		(6 V tolerance).		EXSCL0
-	\checkmark	\checkmark	\checkmark	\checkmark	P63		Input/output can be specified in 1-bit units.		-
-	-	-	-	\checkmark	P64		Only for P64 to P67, use of an on-chip resistor can		-
-	-	-	-	\checkmark	P65		be specified by a software setting.		-
-	-	_	-	\checkmark	P66				-
-	-	-	-	\checkmark	P67				-
-	\checkmark		\checkmark	\checkmark	P70	I/O	Port 7.	Input	KR0
-	\checkmark	\checkmark	\checkmark	\checkmark	P71		I/O port.	port	KR1
-	Note 1	\checkmark	\checkmark	\checkmark	P72		Use of an on-chip pull-up resistor can be specified by		KR2
-	Note 1		\checkmark	\checkmark	P73		a software setting.		KR3
-	Note 2	\checkmark	\checkmark	\checkmark	P74				KR4
-	Note 2	\checkmark	\checkmark	\checkmark	P75				KR5
-	-	\checkmark	\checkmark	\checkmark	P76				KR6
_			\checkmark		P77				KR7

 Table 5-3.
 Port Functions (2/3)

- Notes 1. This is not mounted onto 38-pin products of the 78K0/KC2. For the 38-pin products, be sure to set bits 0 and 1 of PM4, bits 2 and 3 of PM7, bits 0 and 1 of P4, and bits 2 and 3 of P7 to "0".
 - **2.** This is not mounted onto 38-pin and 44-pin products of the 78K0/KC2. The 48-pin products are only provided with port functions (P74 to P75) and not alternate functions.

Remark \forall : Mounted, -: Not mounted



Figure 5-1. Block Diagram of P00

- PM0: Port mode register 0
- RD: Read signal
- WR××: Write signal

Remark With products not provided with an EVDD or EVSS pin, replace EVDD with VDD, or replace EVSS with VSS.





Figure 5-28. Block Diagram of P144 and P145

- P14: Port register 14
- PU14: Pull-up resistor option register 14
- PM14: Port mode register 14
- RD: Read signal
- WR××: Write signal

Remark With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.

5.3 Registers Controlling Port Function

Port functions are controlled by the following four types of registers.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- A/D port configuration register (ADPC)



(iii) Setting range when CR00n or CR01n is used as a compare register

When CR00n or CR01n is used as a compare register, set it as shown below.

Operation	CR00n Register Setting Range	CR01n Register Setting Range		
Operation as interval timer	$0000H < N \le FFFFH$	$0000H^{\text{Note}} \leq M \leq \text{FFFFH}$		
Operation as square-wave output		Normally, this setting is not used. Mask the match interrupt signal (INTTM01n).		
Operation as external event counter				
Operation in the clear & start mode entered by TI00n pin valid edge input	$0000H^{\text{Note}} \leq N \leq \text{FFFFH}$	$0000H^{\text{Note}} \leq M \leq \text{FFFFH}$		
Operation as free-running timer				
Operation as PPG output	$M < N \le FFFFH$	$0000 H^{\text{Note}} \leq M < N$		
Operation as one-shot pulse output	$0000H^{\text{Note}} \leq N \leq \text{FFFH} \ (N \neq M)$	$0000H^{Note} \le M \le FFFFH (M \ne N)$		

- **Note** When 0000H is set, a match interrupt immediately after the timer operation does not occur and timer output is not changed, and the first match timing is as follows. A match interrupt occurs at the timing when the timer counter (TM0n register) is changed from 0000H to 0001H.
 - · When the timer counter is cleared due to overflow
 - When the timer counter is cleared due to TI00n pin valid edge (when clear & start mode is entered by TI00n pin valid edge input)
 - When the timer counter is cleared due to compare match (when clear & start mode is entered by match between TM0n and CR00n (CR00n = other than 0000H, CR01n = 0000H))



- Remarks 1. N: CR00n register set value, M: CR01n register set value
 - 2. For details of TMC0n3 and TMC0n2, see 7.3 (1) 16-bit timer mode control register 0n (TMC0n).
 - **3.** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
 - n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products



(5) Port mode register 0 (PM0)

This register sets port 0 input/output in 1-bit units.

When using the P01/TO00/TI010 and P06/TO01/TI011 pins for timer output, set PM01 and PM06 and the output latches of P01 and P06 to 0.

When using the P00/TI000, P01/TO00/TI010, P05/TI001/SSI11, and P06/TO01/TI011 pins for timer input, set PM00, PM01, PM05, and PM06 to 1. At this time, the output latches of P00, P01, P05, and P06 may be 0 or 1.

PM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PM0 to FFH.

Figure 7-15. Format of Port Mode Register 0 (PM0)

Symbol	7	6	5	4	3	2	1	0
PM0	1	PM06	PM05	PM04	PM03	PM02	PM01	PM00

PM0n	P0n pin I/O mode selection $(n = 0 \text{ to } 6)$				
0	Output mode (output buffer on)				
1	Input mode (output buffer off)				

Remark The figure shown above presents the format of port mode register 0 of 78K0/KF2 products. For the format of port mode register 0 of other products, see (1) Port mode registers (PMxx) in 5.3 Registers Controlling Port Function.



CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51

8.1 Functions of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 are mounted onto all 78K0/Kx2 microcontroller products.8-bit timer/event counters 50 and 51 have the following functions.

- Interval timer
- External event counter
- Square-wave output
- PWM output

8.2 Configuration of 8-Bit Timer/Event Counters 50 and 51

8-bit timer/event counters 50 and 51 include the following hardware.

Item	Configuration
Timer register	8-bit timer counter 5n (TM5n)
Register	8-bit timer compare register 5n (CR5n)
Timer input	TI5n
Timer output	TO5n
Control registers	Timer clock selection register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) Port mode register 1 (PM1) or port mode register 3 (PM3) Port register 1 (P1) or port register 3 (P3)

Table 8-1. Configuration of 8-Bit Timer/Event Counters 50 and 51

Figures 8-1 and 8-2 show the block diagrams of 8-bit timer/event counters 50 and 51.



Figure 9-5. Format of 8-Bit Timer H Mode Register 0 (TMHMD0)

Address: FF69H After reset: 00H R/W

TMHMD0

<7>	6	5	4	3	2	<1>	<0>
TMHE0	CKS02	CKS01	CKS00	TMMD01	TMMD00	TOLEV0	TOEN0

TMHE0	Timer operation enable
0	Stops timer count operation (counter is cleared to 0)
1	Enables timer count operation (count operation started by inputting clock)

CKS02	CKS01	CKS00	Count clock selection ^{Note 1}				
				f _{PRS} = 2 MHz	f _{PRS} = 5 MHz	f _{PRS} = 10 MHz	f _{PRS} = 20 MHz
0	0	0	fprs ^{Note 2}	2 MHz	5 MHz	10 MHz	20 MHz ^{Note 3}
0	0	1	fprs/2	1 MHz	2.5 MHz	5 MHz	10 MHz
0	1	0	fprs/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz
0	1	1	fprs/2 ⁶	31.25 kHz	78.13 kHz	156.25 kHz	312.5 kHz
1	0	0	fprs/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.54 kHz
1	0	1	TM50 οι	utput ^{Note 4}			
Other than above			Setting p	prohibited			

TMMD01	TMMD00	Timer operation mode			
0	0	Interval timer mode			
1	0	PWM output mode			
Other than above		Setting prohibited			

TOLEV0	Timer output level control (in default mode)
0	Low level
1	High level

TOEN0	Timer output control
0	Disables output
1	Enables output

Notes 1. The frequency that can be used for the peripheral hardware clock (fPRs) differs depending on the power supply voltage and product specifications.

Supply Voltage	Conventional-specification Products (µPD78F05xx and 78F05xxD)	Expanded-specification Products (µPD78F05xxA and 78F05xxDA)
$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	fprs ≤ 20 MHz	$f_{PRS} \le 20 \text{ MHz}$
$2.7~V \leq V_{\text{DD}} < 4.0~V$	fprs ≤ 10 MHz	
$\begin{array}{l} 1.8 \ V \leq V_{\text{DD}} < 2.7 \ V \\ (\text{Standard products and} \\ (\text{A}) \ \text{grade products only}) \end{array}$	fprs ≤ 5 MHz	$f_{PRS} \leq 5 MHz$

(The values shown in the table above are those when fPRS = fXH (XSEL = 1).)



(4) Permissible baud rate range during reception

The permissible error from the baud rate at the transmission destination during reception is shown below.

Caution Make sure that the baud rate error during reception is within the permissible error range, by using the calculation expression shown below.



Figure 14-12. Permissible Baud Rate Range During Reception

As shown in Figure 14-12, the latch timing of the receive data is determined by the counter set by baud rate generator control register 0 (BRGC0) after the start bit has been detected. If the last data (stop bit) meets this latch timing, the data can be correctly received.

Assuming that 11-bit data is received, the theoretical values can be calculated as follows.

 $FL = (Brate)^{-1}$

Brate:Baud rate of UART0k:Set value of BRGC0FL:1-bit data lengthMargin of latch timing: 2 clocks



(3) Automatic transmission/reception communication operation

(a) Automatic transmission/reception mode

Automatic transmission/reception can be performed using buffer RAM.

The data stored in the buffer RAM is output from the SOA0 pin via the SIOA0 register in synchronization with the SCKA0 falling edge by performing (2) Automatic transmit/receive data setting.

The receive data is stored in the buffer RAM via the SIOA0 register in synchronization with the SCKA0 rising edge.

Data transfer ends if bit 0 (TSF0) of serial status register 0 (CSIS0) is set to 1 when any of the following conditions is met.

- Communication stop: Reset by clearing bit 7 (CSIAE0) of the CSIMA0 register to 0
- Communication suspension: Transfer of 1 byte is complete by setting bit 1 (ATSTP0) of the CSIT0 register to 1
- Bit shift error: Transfer of 1 byte is complete when bit 1 (ERRF0) of the CSIS0 register becomes 1 while bit 2 (ERRE0) = 1
- Transfer of the range specified by the ADTP0 register is complete

At this time, an interrupt request signal (INTACSI) is generated except when the CSIAE0 bit = 0.

If a transfer is terminated in the middle, transfer starting from the remaining data is not possible. Read automatic data transfer address count register 0 (ADTC0) to confirm how much of the data has already been transferred and re-execute transfer by performing (2) Automatic transmit/receive data setting.

In addition, when busy control and strobe control are not performed, the BUSY0/BUZ/INTP7/P141 and STB0/P145 pins can be used as ordinary I/O port pins.

Figure 17-13 shows the example of the operation timing in automatic transmission/reception mode and Figure 17-14 shows the operation flowchart. Figures 17-15 and 17-16 show the operation of internal buffer RAM when 6 bytes of data are transmitted/received.



Address: FF	E4H After r	eset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	SREMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK
Address: FF	E5H After r	eset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
МКОН	TMMK010	TMMK000	TMMK50	ТММКНО	TMMKH1	DUALMK0 CSIMK10 STMK0	STMK6	SRMK6
Address: FFE6H After reset: FFH R/W								
Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK1L	1	PMK6	WTMK	KRMK	TMMK51	WTIMK	SRMK0	ADMK
Address: FF	E7H After r	eset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	<0>
MK1H	1	1	1	1	1	1	1	IICMK0 DMUMK ^{Note}
	r	r						
	XXMKX			Interru	upt servicing o	control		
	0	Interrupt ser	vicing enabled	b				
	1	Interrupt ser	nterrupt servicing disabled					

Figure 20-9. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H) (78K0/KD2)

Note Products whose flash memory is at least 48 KB only.

Caution Be sure to set bit 7 of MK1L and bits 1 to 7 of MK1H to 1.



(3) Priority specification flag registers (PR0L, PR0H, PR1L, PR1H)

The priority specification flag registers are used to set the corresponding maskable interrupt priority order.

PR0L, PR0H, PR1L, and PR1H are set by a 1-bit or 8-bit memory manipulation instruction. If PR0L and PR0H, and PR1L and PR1H are combined to form 16-bit registers PR0 and PR1, they are set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Figure 20-12. Format of Priority Specification Flag Registers (PR0L, PR0H, PR1L, PR1H) (78K0/KB2)

Address: FFI	E8H After r	eset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PROL	SREPR6	PPR5	PPR4	PPR3	PPR2	PPR1	PPR0	LVIPR
Address: FFI	Address: FFE9H After reset: FFH R/W							
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR0H	TMPR010	TMPR000	TMPR50	TMPRH0	TMPRH1	DUALPR0	STPR6	SRPR6
						CSIPR10		
						STPR0		
Address: FFI	EAH After r	eset: FFH	R/W					
Symbol	7	6	5	4	<3>	2	<1>	<0>
PR1L	1	1	1	1	TMPR51	1	SRPR0	ADPR
Address: FFI	EBH After r	eset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	<0>
PR1H	1	1	1	1	1	1	1	IICPR0
	XXPRX			Prio	rity level sele	ction		
	0	High priority	level					
	1	Low priority	level					

Caution Be sure to set bits 2, 4 to 7 of PR1L and bits 1 to 7 of PR1H to 1.



21.3 Register Controlling Key Interrupt

(1) Key return mode register (KRM)

This register controls the KRMn bit using the KRn signal. KRM is set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears KRM to 00H.

Figure 21-2. Format of Key Return Mode Register (KRM)

(1) 38-pin products of 78K0/KC2

Address: FF6EH After reset: 00H R/W

Address: FF6EH After reset: 00H

Symbol	7	6	5	4	3	2	1	0
KRM	0	0	0	0	0	0	KRM1	KRM0

(2) 44-pin and 48-pin products of 78K0/KC2

Symbol	7	6	5	4	3	2	1	0
KRM	0	0	0	0	KRM3	KRM2	KRM1	KRM0

R/W

(3) 78K0/KD2, 78K0/KE2, 78K0/KF2

Address: FF6EH After reset: 00H R/W



KRMn	Key interrupt mode control
0	Does not detect key interrupt signal
1	Detects key interrupt signal

- Cautions 1. If any of the KRMn bits used is set to 1, set bit n (PU7n) of the corresponding pull-up resistor register 7 (PU7) to 1.
 - 2. If KRM is changed, the interrupt request flag may be set. Therefore, disable interrupts and then change the KRM register. Clear the interrupt request flag and enable interrupts.
 - 3. The bits not used in the key interrupt mode can be used as normal ports.
 - 4. For the 38-pin products of 78K0/KC2, be sure to set bits 2 to 7 of KRM to "0". For the 44-pin and 48-pin products of 78K0/KC2, be sure to set bits 4 to 7 of KRM to "0".
- **Remark** n = 0, 1: 38-pin products of 78K0/KC2
 - n = 0 to 3: 44-pin and 48-pin products of 78K0/KC2
 - n = 0 to 7: 78K0/KD2, 78K0/KE2, 78K0/KF2





Figure 25-6. Timing of Low-Voltage Detector Internal Reset Signal Generation (Detects Level of Input Voltage from External Input Pin (EXLVI))

- Notes 1. The LVIMK flag is set to "1" by reset signal generation.
 - 2. The LVIF flag may be set (1).
 - 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, see CHAPTER 23 RESET FUNCTION.
- Remark <1> to <6> in Figure 25-6 above correspond to <1> to <6> in the description of "When starting operation" in 25.4.1 (2) When detecting level of input voltage from external input pin (EXLVI).



Checking reset source





Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD		-0.5 to +6.5	V
	Vss		-0.5 to +0.3	V
	EVss		-0.5 to +0.3	V
	AVREF		-0.5 to V _{DD} + 0.3 ^{Note}	V
	AVss		-0.5 to +0.3	V
REGC pin input voltage	VIREGC		–0.5 to +3.6 and –0.5 to V_{DD}	V
Input voltage	VII	P00 to P06, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P120 to P124, P140 to P145, X1, X2, XT1, XT2, RESET, FLMD0	-0.3 to V _{DD} + 0.3 ^{Note}	V
	V _{I2}	P60 to P63 (N-ch open drain)	-0.3 to +6.5	V
Output voltage	Vo		-0.3 to V _{DD} + 0.3 ^{Note}	V
Analog input voltage	Van	ANI0 to ANI7	-0.3 to AV _{REF} + 0.3 ^{Note} and -0.3 to V _{DD} + 0.3 ^{Note}	V

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Note Must be 6.5 V or lower.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

DC Characteristics (4/4)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Supply current ^{Note 1}	IDD1	Operating	fxн = 20 MHz,	Square wave input		3.2	5.5	mA
		mode	$V_{\text{DD}} = 5.0 \ V^{\text{Note 2}}$	Resonator connection		4.5	6.9	mA
			fxн = 10 MHz,	Square wave input		1.6	2.8	mA
			$V_{\text{DD}} = 5.0 \ V^{\text{Notes 2, 3}}$	Resonator connection		2.3	3.9	mA
			fхн = 10 MHz,	Square wave input		1.5	2.7	mA
			$V_{\text{DD}}=3.0~V^{\text{Notes 2, 3}}$	Resonator connection		2.2	3.2	mA
			fxн = 5 MHz,	Square wave input		0.9	1.6	mA
			$V_{\text{DD}}=3.0~V^{\text{Notes 2, 3}}$	Resonator connection		1.3	2.0	mA
			fxн = 5 MHz,	Square wave input		0.7	1.4	mA
			$V_{\text{DD}} = 2.0 \ V^{\text{Notes 2, 3}}$	Resonator connection		1.0	1.6	mA
			frн = 8 MHz, Vdd = 5.0	V Note 4		1.4	2.5	mA
			fsuв = 32.768 kHz,	Square wave input		6	25	μA
			$V_{\text{DD}} = 5.0 \ V^{\text{Note 5}}$	Resonator connection		15	30	μA
	IDD2	HALT	fхн = 20 MHz,	Square wave input		0.8	2.6	mA
		mode	$V_{\text{DD}} = 5.0 \ V^{\text{Note 2}}$	Resonator connection		2.0	4.4	mA
			fхн = 10 MHz,	Square wave input		0.4	1.3	mA
			$V_{\text{DD}} = 5.0 \ V^{\text{Notes 2, 3}}$	Resonator connection		1.0	2.4	mA
			fxн = 5 MHz,	Square wave input		0.2	0.65	mA
			$V_{\text{DD}}=3.0~V^{\text{Notes 2, 3}}$	Resonator connection		0.5	1.1	mA
			frн = 8 MHz, Vdd = 5.0	V Note 4		0.4	1.2	mA
			fsuв = 32.768 kHz,	Square wave input		3.0	22	μA
			$V_{\text{DD}} = 5.0 \ V^{\text{Note 5}}$	Resonator connection		12	25	μA
		STOP mode	9			1	20	μA
			$T_A = -40$ to +70 °C			1	10	μA
A/D converter operating current	ADC ^{Note 7}	2.3 V ≤ AV _R	$EF \leq V_DD, ADCS = 1$			0.86	1.9	mA
Watchdog timer operating current	WDT ^{Note 8}	During 240 operation	kHz internal low-speed	oscillation clock		5	10	μA
LVI operating current	LVI ^{Note 9}					9	18	μA

Remarks 1. fxH: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. free: Internal high-speed oscillation clock frequency
- 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or external subsystem clock frequency)

(Notes on next page)



Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.

Key Interrupt Input Timing



RESET Input Timing





CHAPTER 32 ELECTRICAL SPECIFICATIONS ((A2) GRADE PRODUCTS: T_A = -40 to +110°C)

Target Products	Conventional-specification Products	Expanded-specification Products
78K0/KB2	μΦD78F0500(A2), 78F0501(A2), 78F0502(A2), 78F0503(A2)	μΦD78F0500A(A2), 78F0501A(A2), 78F0502A(A2), 78F0503A(A2)
78K0/KC2	μPD78F0511(A2), 78F0512(A2), 78F0513(A2), 78F0514(A2), 78F0515(A2)	μΦD78F0511A(A2), 78F0512A(A2), 78F0513A(A2), 78F0514A(A2), 78F0515A(A2)
78K0/KD2	μPD78F0521(A2), 78F0522(A2), 78F0523(A2), 78F0524(A2), 78F0525(A2), 78F0526(A2), 78F0527(A2)	μPD78F0521A(A2), 78F0522A(A2), 78F0523A(A2), 78F0524A(A2), 78F0525A(A2), 78F0526A(A2), 78F0527A(A2)
78K0/KE2	μPD78F0531(A2), 78F0532(A2), 78F0533(A2), 78F0534(A2), 78F0535(A2), 78F0536(A2), 78F0537(A2)	μPD78F0531A(A2), 78F0532A(A2), 78F0533A(A2), 78F0534A(A2), 78F0535A(A2), 78F0536A(A2), 78F0537A(A2)
78K0/KF2	μPD78F0544(A2), 78F0545(A2), 78F0546(A2), 78F0547(A2)	μΦD78F0544A(A2), 78F0545A(A2), 78F0546A(A2), 78F0547A(A2)

The following items are described separately for conventional-specification products (μ PD78F05xx(A2)) and expanded-specification products (μ PD78F05xxA(A2)).

- X1 clock oscillation frequency (X1 oscillator characteristics)
- Instruction cycle, peripheral hardware clock frequency, external main system clock frequency, external main system clock input high-level width, and external main system clock input low-level width (**(1) Basic operation** in **AC characteristics**)
- A/D conversion time (A/D Converter Characteristics)
- Number of rewrites per chip (Flash Memory Programming Characteristics)

Caution The pins mounted depend on the product as follows.

(1) Port functions

Port	78K0/KB2		78K0/KC2		78K0/KD2	78K0/KE2	78K0/KF2	
	30/36 Pins	38 Pins	44 Pins	48 Pins	52 Pins	64 Pins	80 Pins	
Port 0	P00, P01				P00 to P03	P00 to P06		
Port 1	P10 to P17							
Port 2	P20 to P23	P20 to P25	P20 to P27					
Port 3	P30 to P33							
Port 4	-	_	P40, P41			P40 to P43	P40 to P47	
Port 5			_			P50 to P53	P50 to P57	
Port 6	P60, P61	P60 to P63					P60 to P67	
Port 7	-	P70, P71	P70 to P73	P70 to P75	P70 to P77	to P77		
Port 12	P120 to P122	P120 to P124						
Port 13	_			P130				
Port 14	_			P140 P140, F		P140, P141	P140 to P145	

(The remaining table is on the next page.)



- μPD78F0521GB(A)-GAG-AX, 78F0522GB(A)-GAG-AX, 78F0523GB(A)-GAG-AX, 78F0524GB(A)-GAG-AX, 78F0525GB(A)-GAG-AX, 78F0525GB(A)-GAG-AX, 78F0527GB(A)-GAG-AX
- μPD78F0521GB(A2)-GAG-AX, 78F0522GB(A2)-GAG-AX, 78F0523GB(A2)-GAG-AX,
 78F0524GB(A2)-GAG-AX, 78F0525GB(A2)-GAG-AX, 78F0526GB(A2)-GAG-AX,
 78F0524GB(A2)-GAG-AX,
 78F0524GB(A2)-GA
- μPD78F0521AGB-GAG-AX, 78F0522AGB-GAG-AX, 78F0523AGB-GAG-AX, 78F0524AGB-GAG-AX, 78F0525AGB-GAG-AX, 78F0526AGB-GAG-AX, 78F0527AGB-GAG-AX, 78F0527DAGB-GAG-AX
- μPD78F0521AGBA-GAG-G, 78F0522AGBA-GAG-G, 78F0523AGBA-GAG-G, 78F0524AGBA-GAG-G, 78F0525AGBA-GAG-G, 78F0526AGBA-GAG-G, 78F0527AGBA-GAG-G
- μPD78F0521AGBA2-GAG-G, 78F0522AGBA2-GAG-G, 78F0523AGBA2-GAG-G, 78F0524AGBA2-GAG-G, 78F0525AGBA2-GAG-G, 78F0525AGBA2-GAG-G, 78F0527AGBA2-GAG-G

52-PIN PLASTIC LQFP (10x10)



NOTE

Each lead centerline is located within 0.13mm of its true position at maximum material condition.



ΖE

1.10

P52GB-65-GAG