# 



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	7K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0537agb-gah-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(4/0)

				(4/0)
78K0/Kx2 Microcontrollers	Package	Product type	Quality grace	Part Number
78K0/KE2 64-pin plastic LQFP (14x14)		Conventional- specification products	Standard products	μΡD78F0531GC-UBS-A, 78F0532GC-UBS-A, 78F0533GC-UBS-A, 78F0534GC-UBS-A, 78F0535GC-UBS-A, 78F0536GC-UBS-A, 78F0537GC-UBS-A, 78F0537DGC-UBS-A <sup>Note</sup>
			(A) grade products	μΡD78F0531GC(A)-GAL-AX, 78F0532GC(A)-GAL-AX, 78F0533GC(A)-GAL-AX, 78F0534GC(A)-GAL-AX, 78F0535GC(A)-GAL-AX, 78F0536GC(A)-GAL-AX, 78F0537GC(A)-GAL-AX
			(A2) grade products	μPD78F0531GC(A2)-GAL-AX, 78F0532GC(A2)-GAL-AX, 78F0533GC(A2)-GAL-AX, 78F0534GC(A2)-GAL-AX, 78F0535GC(A2)-GAL-AX, 78F0536GC(A2)-GAL-AX, 78F0537GC(A2)-GAL-AX
		Expanded- specification products	Standard products	μΡD78F0531AGC-GAL-AX, 78F0532AGC-GAL-AX, 78F0533AGC-GAL-AX, 78F0534AGC-GAL-AX, 78F0535AGC-GAL-AX, 78F0536AGC-GAL-AX, 78F0537AGC-GAL-AX, 78F0537DAGC-GAL-AX <sup>Note</sup>
			(A) grade products	μΡD78F0531AGCA-GAL-G, 78F0532AGCA-GAL-G, 78F0533AGCA-GAL-G, 78F0534AGCA-GAL-G, 78F0535AGCA-GAL-G, 78F0536AGCA-GAL-G, 78F0537AGCA-GAL-G
			(A2) grade products	μPD78F0531AGCA2-GAL-G, 78F0532AGCA2-GAL-G, 78F0533AGCA2-GAL-G, 78F0534AGCA2-GAL-G, 78F0535AGCA2-GAL-G, 78F0536AGCA2-GAL-G, 78F0537AGCA2-GAL-G

**Note** The μPD78F0537D and 78F0537DA have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.



#### (c) VDD and EVDD

VDD is the positive power supply pin for P121 to P124 and other than ports<sup>Note</sup>. EVDD is the positive power supply pin for ports other than P20 to P27 and P121 to P124. Always make EVDD the same potential as VDD.

**Note** With products that are not mounted with an EV<sub>DD</sub> pin, use V<sub>DD</sub> as a positive power supply pin other than P20 to P27.

#### (d) Vss and EVss

Vss is the ground potential pin for P121 to P124 and other than ports. EVss is the ground potential pin for ports other than P20 to P27 and P121 to P124. Always make EVss the same potential as Vss.

**Note** With products that are not mounted with an EVss pin, use Vss as a ground potential pin other than P20 to P27.

#### 2.2.13 RESET

This is the active-low system reset input pin.

#### 2.2.14 REGC

This is the pin for connecting regulator output (2.5 V) stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 to 1  $\mu$ F).



#### Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

#### 2.2.15 FLMD0

This is a pin for setting flash memory programming mode.

Connect FLMD0 to EVss or Vss in the normal operation mode.

In flash memory programming mode, connect this pin to the flash memory programmer.





## Figure 3-7. Memory Map (μPD78F0515, 78F0515A, 78F0525, 78F0525A, 78F05355, 78F0535A, 78F0545, and 78F0545A)

- **Notes 1.** When boot swap is not used: Set the option bytes to 0080H to 0084H.
  - When boot swap is used: Set the option bytes to 0080H to 0084H and 1080H to 1084H.
  - 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.8 Security Settings).
  - 3. The buffer RAM is incorporated only in the  $\mu$ PD78F0545 and 78F0545A (78K0/KF2). The area from FA00H to FA1FH cannot be used with the  $\mu$ PD78F0515, 78F0515A, 78F0525A, 78F0525A, 78F0535A, and 78F0535A.
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-3 Correspondence Between Address Values and Block Numbers in Flash Memory**.







Figure 3-11. Memory Map (µPD78F0527D, 78F0527DA, 78F0537D, 78F0537DA, 78F0547D, and 78F0547DA)

Notes 1. When boot swap is not used: Set the option bytes to 0080H to 0084H, and the on-chip debug security IDs to 0085H to 008EH.

When boot swap is used:

Set the option bytes to 0080H to 0084H and 1080H to 1084H, and the on-chip debug security IDs to 0085H to 008EH and 1085H to 108EH.

- 2. Writing boot cluster 0 can be prohibited depending on the setting of security (see 27.8 Security Settings).
- **3.** The buffer RAM is incorporated only in the  $\mu$ PD78F0547D and 78F0547DA (78K0/KF2). The area from FA00H to FA1FH cannot be used with the  $\mu$ PD78F0527D, 78F0527DA, 78F0537D and 78F0537DA.
- **Remark** The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see **Table 3-3 Correspondence Between Address Values and Block Numbers in Flash Memory**.







Figure 5-20. Block Diagram of P64 to P67

Remark With products not provided with an EVDD or EVSS pin, replace EVDD with VDD, or replace EVSS with VSS.



#### Figure 7-56. Example of Register Settings for Pulse Width Measurement (1/2)

#### (a) 16-bit timer mode control register 0n (TMC0n)



#### (b) Capture/compare control register 0n (CRC0n)



#### (c) 16-bit timer output control register 0n (TOC0n)

	OSPT0n	OSPE0n	TOC0n4	LVS0n	LVR0n	TOC0n1	TOE0n
0	0	0	0	0	0	0	0

#### (d) Prescaler mode register 0n (PRM0n)



## **Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products

n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products



#### (4) Timing of holding data by capture register

(a) When the valid edge is input to the TI00n/TI01n pin and the reverse phase of the TI00n pin is detected while CR00n/CR01n is read, CR01n performs a capture operation but the read value of CR00n/CR01n is not guaranteed. At this time, an interrupt signal (INTTM00n/INTTM01n) is generated when the valid edge of the TI00n/TI01n pin is detected (the interrupt signal is not generated when the reverse-phase edge of the TI00n pin is detected).

When the count value is captured because the valid edge of the TI00n/TI01n pin was detected, read the value of CR00n/CR01n after INTTM00n/INTTM01n is generated.





(b) The values of CR00n and CR01n are not guaranteed after 16-bit timer/event counter 0n stops.

#### (5) Setting valid edge

Set the valid edge of the TI00n pin while the timer operation is stopped (TMC0n3 and TMC0n2 = 00). Set the valid edge by using ES0n0 and ES0n1.

#### (6) Re-triggering one-shot pulse

Make sure that the trigger is not generated while an active level is being output in the one-shot pulse output mode. Be sure to input the next trigger after the current active level is output.

- **Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
  - n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products







**f**RL  $f_{RL}/2^7$ f<sub>RL</sub>/2<sup>9</sup> 78K0/Kx2

### CHAPTER 11 WATCHDOG TIMER

#### 11.1 Functions of Watchdog Timer

The watchdog timer is mounted onto all 78K0/Kx2 microcontroller products.

The watchdog timer operates on the internal low-speed oscillation clock.

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to WDTE
- If data is written to WDTE during a window close period
- If the instruction is fetched from an area not set by the IMS and IXS registers (detection of an invalid check while the CPU hangs up)
- If the CPU accesses an area that is not set by the IMS and IXS registers (excluding FB00H to FFCFH and FFE0H to FFFFH) by executing a read/write instruction (detection of an abnormal access during a CPU program loop)

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of RESF, see **CHAPTER 23 RESET FUNCTION**.



### 13.5 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

#### (1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

#### (2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

#### (3) Quantization error

When analog values are converted to digital values, a  $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of  $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided. Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.



## (4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0.....000 to 0.....001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....011 to 0.....010.



#### 17.4.2 3-wire serial I/O mode

The one-byte data transmission/reception is executed in the mode in which bit 6 (ATE0) of serial operation mode specification register 0 (CSIMA0) is cleared to 0.

The 3-wire serial I/O mode is useful for connecting peripheral ICs and display controllers with a clocked serial interface.

In this mode, communication is executed by using three lines: serial clock (SCKA0), serial output (SOA0), and serial input (SIA0) lines.

#### (1) Registers used

- Serial operation mode specification register 0 (CSIMA0)<sup>Note 1</sup>
- Serial status register 0 (CSIS0)Note 2
- Divisor selection register 0 (BRGCA0)
- Port mode register 14 (PM14)
- Port register 14 (P14)
- Notes 1. Bits 7, 6, and 4 to 1 (CSIAE0, ATE0, MASTER0, TXEA0, RXEA0, and DIR0) are used. Setting of bit 5 (ATM0) is invalid.
  - 2. Only bit 0 (TSF0) and bit 6 (CKS00) are used.

The basic procedure of setting an operation in the 3-wire serial I/O mode is as follows.

- <1> Set bit 6 (CKS00) of the CSIS0 register (see Figure 17-3)<sup>Note 1</sup>.
- <2> Set the BRGCA0 register (see Figure 17-5)<sup>Note 1</sup>.
- <3> Set bits 4 to 1 (MASTER0, TXEA0, RXEA0, and DIR0) of the CSIMA0 register (see Figure 17-2).
- <4> Set bit 7 (CSIAE0) of the CSIMA0 register to 1 and clear bit 6 (ATE0) to 0.
- <5> Write data to serial I/O shift register 0 (SIOA0).  $\rightarrow$  Data transmission/reception is started<sup>Note 2</sup>.
- Notes 1. This register does not have to be set when the slave mode is specified (MASTER0 = 0).
  - 2. Write dummy data to SIOA0 only for reception.
- Caution Take relationship with the other party of communication when setting the port mode register and port register.



#### (e) Automatic transmission/reception suspension and restart

Automatic transmission/reception can be temporarily suspended by setting bit 1 (ATSTP0) of serial trigger register 0 (CSIT0) to 1.

During 8-bit data communication, the transmission/reception is not suspended. It is suspended upon completion of 8-bit data communication.

When suspended, bit 0 (TSF0) of serial status register 0 (CSIS0) is cleared to 0 after transfer of the 8th bit.

- Cautions 1. If the HALT instruction is executed during automatic transmission/reception, communication is suspended and the HALT mode is set if during 8-bit data communication. When the HALT mode is cleared, automatic transmission/reception is restarted from the suspended point.
  - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while TSF0 = 1.

#### Figure 17-22. Automatic Transmission/Reception Suspension and Restart



ATSTP0: Bit 1 of serial trigger register 0 (CSIT0) ATSTA0: Bit 0 of CSIT0



### CHAPTER 19 MULTIPLIER/DIVIDER

	78K0/KB2	78K0/KC2	78K0/KD2	78K0/KE2	78K0/KF2	
Multiplier/divider	-	Products whose flash memory is less than 32 KB: –				
		Products whose flash memory is at least 48 KB: $~~$				

**Remark**  $\sqrt{:}$  Mounted, -: Not mounted

Caution Do not use serial interface IIC0 and the multiplier/divider simultaneously, because various flags corresponding to interrupt request sources are shared among serial interface IIC0 and the multiplier/divider.

#### **19.1 Functions of Multiplier/Divider**

The multiplier/divider has the following functions.

- 16 bits × 16 bits = 32 bits (multiplication)
- 32 bits ÷ 16 bits = 32 bits, 16-bit remainder (division)

#### 19.2 Configuration of Multiplier/Divider

The multiplier/divider includes the following hardware.

ltem	Configuration
Registers	Remainder data register 0 (SDR0) Multiplication/division data registers A0 (MDA0H, MDA0L) Multiplication/division data registers B0 (MDB0)
Control register	Multiplier/divider control register 0 (DMUC0)

Figure 19-1 shows the block diagram of the multiplier/divider.



#### 25.4.2 When used as interrupt

#### (1) When detecting level of supply voltage (VDD)

- When starting operation
  - <1> Mask the LVI interrupt (LVIMK = 1).
  - <2> Clear bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 0 (detects level of supply voltage (VDD)) (default value).
  - <3> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level selection register (LVIS).
  - <4> Clear bit 1 (LVIMD) of LVIM to 0 (generates interrupt signal when the level is detected) (default value).
  - <5> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
  - <6> Use software to wait for an operation stabilization time (10  $\mu$ s (MIN.)).
  - <7> Confirm that "supply voltage (V<sub>DD</sub>)  $\geq$  detection voltage (V<sub>LVI</sub>)" when detecting the falling edge of V<sub>DD</sub>, or "supply voltage (V<sub>DD</sub>) < detection voltage (V<sub>LVI</sub>)" when detecting the rising edge of V<sub>DD</sub>, at bit 0 (LVIF) of LVIM.
  - <8> Clear the interrupt request flag of LVI (LVIIF) to 0.
  - <9> Release the interrupt mask flag of LVI (LVIMK).
  - <10> Execute the EI instruction (when vector interrupts are used).

Figure 25-7 shows the timing of the interrupt signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <9> above.

When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.



## Table 27-16. Interrupt Response Time for Self Programming Library (Expanded-specification Products ( $\mu$ PD78F05xxA and 78F05xxDA)) (1/2)

#### (1) When internal high-speed oscillation clock is used

Library Name	Interrupt Response Time ( $\mu$ s (Max.))				
	Normal Model of C Compiler		Static Model of C Compiler/Assembler		
	Entry RAM location Entry RAM location		Entry RAM location	Entry RAM location	
	is outside short	is in short direct	is outside short	is in short direct	
	direct addressing	addressing range	direct addressing	addressing range	
	range		range		
Block blank check library	1100.9	431.9	1095.3	426.3	
Block erase library	1452.9	783.9	1447.3	778.3	
Word write library	1247.2	579.2	1239.2	571.2	
Block verify library	1125.9	455.9	1120.3	450.3	
Set information library	906.9	312.0	905.8	311.0	
EEPROM write library	1215.2	547.2	1213.9	545.9	

**Remarks 1.** The above interrupt response times are those during stabilized operation of the internal high-speed oscillator (RSTS = 1).

2. RSTS: Bit 7 of the internal oscillation mode register (RCM)

#### (2) When high-speed system clock is used (normal model of C compiler)

Library Name	Interrupt Response Time (µs (Max.))				
	RSTOP = 0	), RSTS = 1	RSTOP = 1		
	Entry RAM location	Entry RAM location	Entry RAM location	Entry RAM location	
	is outside short	is in short direct	is outside short	is in short direct	
	direct addressing	addressing range	direct addressing	addressing range	
	range		range		
Block blank check library	179/fсри + 567	179/fcpu + 246	179/fcpu + 1708	179/fcpu + 569	
Block erase library	179/fcpu + 780	179/fcpu + 459	179/fcpu + 1921	179/fcpu + 782	
Word write library	333/fcpu + 763	333/fcpu + 443	333/fcpu + 1871	333/fcpu + 767	
Block verify library	179/fcpu + 580	179/fcpu + 259	179/fcpu + 1721	179/fcpu + 582	
Set information library	80/fcpu + 456	80/fcpu + 200	80/fcpu + 1598	80/fcpu + 459	
EEPROM write library <sup>Note</sup>	29/fcpu + 767	29/fcpu + 447	29/fcpu + 767	29/fcpu + 447	
	333/fcpu + 696	333/fcpu + 376	333/fcpu + 1838	333/fcpu + 700	

**Note** The longer value of the EEPROM write library interrupt response time becomes the Max. value, depending on the value of fcPu.

#### Remarks 1. fcpu: CPU operation clock frequency

- 2. RSTOP: Bit 0 of the internal oscillation mode register (RCM)
- 3. RSTS: Bit 7 of the internal oscillation mode register (RCM)



### <R> 27.11 Creating ROM Code to Place Order for Previously Written Product

Before placing an order with Renesas Electronics for a previously written product, the ROM code for the order must be created.

To create the ROM code, use the Hex Consolidation Utility (hereafter abbreviated to HCU) on the finished programs (hex files) and optional data (such as security settings for flash memory programs).

The HCU is a software tool that includes functions required for creating ROM code.

The HCU can be downloaded at the Renesas Electronics website.

#### (1) Website

http://www2.renesas.com/micro/en/ods  $\rightarrow$  Click Version-up Service.

#### (2) Downloading the HCU

To download the HCU, click Software for previously written flash products and then HCU\_GUI.

**Remark** For details about how to install and use the HCU, see the materials (the user's manual) that comes with the HCU at the above website.

#### 27.11.1 Procedure for using ROM code to place an order

Use the HCU to create the ROM code by following the procedure below, and then place your order with Renesas Electronics. For details, see the ROM Code Ordering Method Information (C10302J).





#### Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

#### DC Characteristics (2/4)

 $(T_{A} = -40 \text{ to } +110^{\circ}\text{C}, 2.7 \text{ V} \leq \text{V}_{DD} = \text{EV}_{DD} \leq 5.5 \text{ V}, \text{AV}_{REF} \leq \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditi	MIN.	TYP.	MAX.	Unit	
Input voltage, high (products whose flash	VIH1	P02, P12, P13, P15, P40 to P67, P121 to P124, P144, F	0.7V <sub>DD</sub>		Vdd	V	
memory is at least 48 KB) <sup>Note 1</sup>	VIH2	P00, P01, P03 to P06, P10, P30 to P33, P70 to P77, P13 EXCLK, EXCLKS, RESET	P00, P01, P03 to P06, P10, P11, P14, P16, P17, P30 to P33, P70 to P77, P120, P140 to P143, EXCLK. EXCLKS. RESET				V
	Vінз	P20 to P27	AVREF = VDD	0.7AVREF		AVREF	V
	VIH4	P60 to P63		0.7VDD		6.0	V
Input voltage, high (products whose flash	VIH1	P02 to P06, P12, P13, P15, P121 to P124	P40 to P43, P50 to P53,	0.7Vdd		Vdd	V
memory is less than 32 KB) <sup>Note 2</sup>	VIH2	P00, P01, P10, P11, P14, P P70 to P77, P120, P140, P1 RESET	0.8Vdd		Vdd	V	
	VIH3	P20 to P27	AVREF = VDD	0.7AVREF		AVREF	V
	VIH4	P60 to P63	0.7V <sub>DD</sub>		6.0	V	
Input voltage, low (products whose flash memory is at least 48 KB) <sup>Note 1</sup>	VIL1	P02, P12, P13, P15, P40 to P67, P121 to P124, P144, F	0		0.3VDD	V	
	VIL2	P00, P01, P03 to P06, P10, P30 to P33, P70 to P77, P1: EXCLK, EXCLKS, RESET	0		0.2V <sub>DD</sub>	V	
	VIL3	P20 to P27	AVREF = VDD	0		0.3AVREF	V
Input voltage, low (products whose flash	VIL1	P02 to P06, P12, P13, P15, P60 to P63, P121 to P124	0		0.3VDD	V	
memory is less than 32 KB) <sup>Note 2</sup>	VIL2	P00, P01, P10, P11, P14, P P70 to P77, P120, P140, P1 RESET	0		0.2V <sub>DD</sub>	V	
	VIL3	P20 to P27	AVREF = VDD	0		0.3AVREF	V
Output voltage, high	Vон1	P00 to P06, P10 to P17, P30 to P33, P40 to P47,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -2.5 \ mA \end{array}$	Vdd - 0.7			V
		P50 to P57, P64 to P67, P70 to P77, P120, P130, P140 to P145	$2.7 \text{ V} \le V_{\text{DD}} < 4.0 \text{ V}, \\ I_{\text{OH1}} = -2.0 \text{ mA}$	Vdd - 0.5			V
	Vон2	P20 to P27	$AV_{REF} = V_{DD},$ IOH2 = -100 $\mu A$	$V_{\text{DD}} - 0.5$			V
		P121 to P124	Іон2 = -100 µА	$V_{\text{DD}} - 0.5$			V

Notes 1. Supported products: 78K0/KD2 and 78K0/KE2 whose flash memory is at least 48 KB, and 78K0/KF2

 Supported products: 78K0/KD2 and 78K0/KE2 whose flash memory is less than 32 KB, 78K0/KB2, and 78K0/KC2

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



#### Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		1.44	1.59	1.74	V
Power supply voltage rise inclination	tртн	$V_{\text{DD}}$ : 0 $V \rightarrow$ change inclination of $V_{\text{POC}}$	0.5			V/ms
Minimum pulse width	tew		200			μs

#### 1.59 V POC Circuit Characteristics (T<sub>A</sub> = -40 to +125°C, Vss = EVss = 0 V)

#### 1.59 V POC Circuit Timing





#### CHAPTER 34 PACKAGE DRAWINGS

#### 34.1 78K0/KB2

• µPD78F0500MC-5A4-A, 78F0501MC-5A4-A, 78F0502MC-5A4-A, 78F0503MC-5A4-A, 78F0503DMC-5A4-A

## 30-PIN PLASTIC SSOP (7.62 mm (300))









#### NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	9.85±0.15
В	0.45 MAX.
С	0.65 (T.P.)
D	$0.24\substack{+0.08\\-0.07}$
Е	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
I	6.1±0.2
J	1.0±0.2
К	0.17±0.03
L	0.5
М	0.13
Ν	0.10
Р	3°+5° -3°
Т	0.25
U	0.6±0.15
	S30MC-65-5A4-2

## R01UH0008EJ0401 Rev.4.01 Jul 15, 2010





#### (2) When using the on-chip debug emulator with programming function QB-MINI2



- **Notes 1.** Download the device file for 78K0/Kx2 microcontrollers (DF780547) and the integrated debugger ID78K0-QB from the download site for development tools (http://www2.renesas.com/micro/en/ods/index.html).
  - 2. SM+ for 78K0 (instruction simulation version) is included in the software package. SM+ for 78K0/Kx2 (instruction + peripheral simulation version) is not included.
  - The project manager PM+ is included in the assembler package. PM+ cannot be used other than with Windows.
  - 4. QB-MINI2 is supplied with USB interface cable, connection cables (10-pin cable and 16-pin cable), and 78K0-OCD board. Any other products are sold separately. In addition, download the software for operating the QB-MINI2 from the download site for development tools (http://www2.renesas.com/micro/en/ods/index.html).

