

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	78K/0
Core Size	8-Bit
Speed	20MHz
Connectivity	3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	71
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0544agk-gak-ax

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## (2) Expanded-specification products ( $\mu$ PD78F05xxA and 78F05xxDA) (2/2)

## <3> When high-speed system clock is used (static model of C compiler/assembler)

Library Name	Interrupt Response Time (µs (Max.))									
	RSTOP = 0	), RSTS = 1	RSTOP = 1							
	Entry RAM location	Entry RAM location	Entry RAM location	Entry RAM location						
	is outside short	is in short direct	is outside short	is in short direct						
	direct addressing	addressing range	direct addressing	addressing range						
	range		range							
Block blank check library	136/fcpu + 567	136/fcpu + 246	136/fcpu + 1708	136/fcpu + 569						
Block erase library	136/fcpu + 780	136/fcpu + 459	136/fcpu + 1921	136/fcpu + 782						
Word write library	272/fcpu + 763	272/fcpu + 443	272/fcpu + 1871	272/fcpu + 767						
Block verify library	136/fcpu + 580	136/fcpu + 259	136/fcpu + 1721	136/fcpu + 582						
Set information library	72/fcpu + 456	72/fcpu + 200	72/fcpu + 1598	72/fcpu + 459						
EEPROM write library <sup>Note</sup>	19/fcpu + 767	19/fcpu + 447	19/fcpu + 767	19/fcpuv + 447						
	268/fcpu + 696	268/fcpu + 376	268/fcpu + 1838	268/fcpu + 700						

**Note** The longer value of the EEPROM write library interrupt response time becomes the Max. value, depending on the value of fcPu.

**Remarks 1.** fcPU: CPU operation clock frequency

- 2. RSTOP: Bit 0 of the internal oscillation mode register (RCM)
- 3. RSTS: Bit 7 of the internal oscillation mode register (RCM)



## 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-3 shows the types of pin I/O circuits and the recommended connections of unused pins. See **Figure 2-1** for the configuration of the I/O circuit of each type.

Remark The pins mounted depend on the product. See 1.5 Ordering Information (Top View) and 2.1 Pin Function List.

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/TI000	5-AQ	I/O	Input: Independently connect to EVDD or EVSS via a resistor.
P01/TI010/TO00			Output: Leave open.
P02/SO11	5-AG		
P03/SI11	Note 1		
P04/SCK11			
P05/TI001/SSI11			
P06/TI011/TO01			
P10/SCK10/TxD0	5-AQ		
P11/SI10/RxD0			
P12/SO10	5-AG		
P13/TxD6			
P14/RxD6	5-AQ		
P15/TOH0	5-AG		
P16/TOH1/INTP5	5-AQ		
P17/TI50/TO50			
ANI0/P20 to ANI7/P27Note 2	11-G		< Digital input setting and analog input setting>
			Independently connect to AVREF or AVss via a resistor.
			<digital output="" setting=""></digital>
			Leave open.

Table 2-3. Pin I/O Circuit Types (1/3)

- Notes 1. "5-AG" type: 78K0/KE2 whose flash memory is less than 32 KB and 78K0/KD2 "5-AQ" type: 78K0/KE2 whose flash memory is at least 48 KB and 78K0/KF2 (Products other than the above are not mounted with P03 to P06.)
  - 2. ANI0/P20 to ANI7/P27 are set in the analog input mode after release of reset.



Remark With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.

## 3.3 Instruction Address Addressing

An instruction address is determined by contents of the program counter (PC) and memory bank select register (BANK), and is normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set to PC and branched by the following addressing (for details of instructions, refer to the **78K/0 Series Instructions User's Manual (U12326E)**).

#### 3.3.1 Relative addressing

#### [Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (-128 to +127) and bit 7 becomes a sign bit.

In other words, relative addressing consists of relative branching from the start address of the following instruction to the –128 to +127 range.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

#### [Illustration]



When S = 0, all bits of  $\alpha$  are 0. When S = 1, all bits of  $\alpha$  are 1.



Memory Bank Number	CPU Address	Flash Memory Real Address	Address Representation in Simulator and Debugger <sup>Note 1</sup>
Memory bank 0	08000H-0BFFFH <sup>Note 2</sup>	08000H-0BFFFH	08000H-0BFFFH
Memory bank 1		0C000H-0FFFFH	18000H-1BFFFH
Memory bank 2		10000H-13FFFH	28000H-2BFFFH
Memory bank 3		14000H-17FFFH	38000H-3BFFFH
Memory bank 4		18000H-1BFFFH	48000H-4BFFFH
Memory bank 5		1C000H-1FFFFH	58000H-5BFFFH

 Table 4-1. Memory Bank Address Representation

Notes 1. SM+ for 78K0, SM+ for 78K0/Kx2, and ID78K0-QB

2. Set the memory bank to be used by the memory bank select register (BANK) (see Figure 4-3).

For details, see the RA78K0 Ver. 3.80 Assembler Package Operation User's Manual (U17199E) and the 78K0 Microcontrollers Self Programming Library Type01 User's Manual (U18274E).

## 4.3 Memory Bank Select Register (BANK)

The memory bank select register (BANK) is used to select a memory bank to be used.

BANK can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears BANK to 00H.

### Figure 4-3. Format of Memory Bank Select Register (BANK)

Address: FFF3H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
BANK	0	0	0	0	0	BANK2	BANK1	BANK0

BANK2	BANK1	BANK0	Bank setting							
			μPD78F05x6 and 78F05x6A	μPD78F05x7, 78F05x7A, 78F05x7D, and 78F05x7DA						
0	0	0	Common area (32 KB) + memory bank 0 (16 KB)							
0	0	1	Common area (32 KB) + memory bank 1 (16 KB)							
0	1	0	Common area (32 KB) + memory bank 2 (16 KB)							
0	1	1	Common area (32 KB) + memo	ry bank 3 (16 KB)						
1	0	0	Setting prohibited	Common area (32 KB) + memory bank 4 (16 KB)						
1	0	1	Common area (32 KB) memory bank 5 (16 KE							
0	ther than abo	ve	Setting prohibited							

Caution Be sure to change the value of the BANK register in the common area (0000H to 7FFFH). If the value of the BANK register is changed in the bank area (8000H to BFFFH), an inadvertent program loop occurs in the CPU. Therefore, never change the value of the BANK register in the bank area.

**Remark** x = 2 to 4

#### (3) Example of setting procedure when stopping the internal high-speed oscillation clock

- The internal high-speed oscillation clock can be stopped in the following two ways.
- Executing the STOP instruction to set the STOP mode
- Setting RSTOP to 1 and stopping the internal high-speed oscillation clock

#### (a) To execute a STOP instruction

<1> Setting of peripheral hardware

Stop peripheral hardware that cannot be used in the STOP mode (for peripheral hardware that cannot be used in STOP mode, see **CHAPTER 22 STANDBY FUNCTION**).

<2> Setting the X1 clock oscillation stabilization time after standby release

When the CPU is operating on the X1 clock, set the value of the OSTS register before the STOP instruction is executed. To operate the CPU immediately after the STOP mode has been released, set MCM0 to 0, switch the CPU clock to the internal high-speed oscillation clock, and check that RSTS is 1.

<3> Executing the STOP instruction When the STOP instruction is executed, the system is placed in the STOP mode and internal high-speed oscillation clock is stopped.

### (b) To stop internal high-speed oscillation clock by setting RSTOP to 1

<1> Confirming the CPU clock status (PCC and MCM registers)

Confirm with CLS and MCS that the CPU is operating on a clock other than the internal high-speed oscillation clock.

When CLS = 0 and MCS = 0, the internal high-speed oscillation clock is supplied to the CPU, so change the CPU clock to a clock other than the internal high-speed oscillation clock.

#### • 78K0/KB2

MCS	CPU Clock Status
0	Internal high-speed oscillation clock
1	High-speed system clock

#### • 78K0/KC2, 78K0/KD2, 78K0/KE2, and 78K0/KF2

CLS	MCS	CPU Clock Status							
0	0	Internal high-speed oscillation clock							
0	1	High-speed system clock							
1	×	Subsystem clock							

<2> Stopping the internal high-speed oscillation clock (RCM register) When RSTOP is set to 1, internal high-speed oscillation clock is stopped.

Caution Be sure to confirm that MCS = 1 or CLS = 1 when setting RSTOP to 1. In addition, stop peripheral hardware that is operating on the internal high-speed oscillation clock.

#### 6.6.8 Time required for switchover of CPU clock and main system clock

By setting bits 0 to 2 (PCC0 to PCC2) and bit 4 (CSS) of the processor clock control register (PCC), the CPU clock can be switched (between the main system clock and the subsystem clock) and the division ratio of the main system clock can be changed.

The actual switchover operation is not performed immediately after rewriting to PCC; operation continues on the preswitchover clock for several clocks (see **Table 6-8** and **6-9**).

Whether the CPU is operating on the main system clock or the subsystem clock<sup>№te</sup> can be ascertained using bit 5 (CLS) of the PCC register.

Note The 78K0/KB2 is not provided with a subsystem clock.

#### Table 6-8. Time Required for Switchover of CPU Clock and Main System Clock Cycle Division Factor (78K0/KB2)

Set \ S'	/alue B witchov	efore er	Set Value After Switchover														
PCC2	PCC1	PCC0	PCC2	PCC1	PCC0	PCC2	PCC1	PCC0	PCC2	PCC1	PCC0	PCC2	PCC1	PCC0	PCC2	PCC1	PCC0
			0	0	0	0	0	1	0	1	0	0	1	1	1	0	0
0	0	0				16 clocks			16 clocks			1	6 clock	s	16 clocks		
0	0	1		8 clocks	6				8 clocks			8 clocks			8 clocks		6
0	1	0		4 clocks	6	4 clocks						4 clocks			4 clocks		6
0	1	1		2 clocks	6	2 clocks			2 clocks						2 clocks		;
1	0	0		1 clock			1 clock			1 clock			1 clock				

Remark The number of clocks listed in Table 6-8 is the number of CPU clocks before switchover.

## Table 6-9. Time Required for Switchover of CPU Clock and Main System Clock Cycle Division Factor (78K0/KC2, 78K0/KD2, 78K0/KE2, and 78K0/KF2)

Set	Valu Switc	e Be <sup>.</sup> hove	fore r	Set Value After Switchover																							
CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0
				0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	0	1	0	0	1	×	×	×
0	0	0	0				/	16 clocks			16 clocks			16 clocks			16 clocks				2fxp/fsub clocks						
	0	0	1	8 clocks							8 clocks			8 clocks				8 clocks				fxp/fsuв clocks					
	0	1	0		4 cl	ocks		4 clocks						4 clocks			4 clocks			fxp/2fsub clocks		cks					
	0	1	1	2 clocks					2 clocks			2 clocks						2 clocks				fxp/4fsub clocks		cks			
	1	0	0		1 clock 1 clock			1 clock			1 clock						fxp/8fsue clocks		cks								
1	×	×	×		2 clocks			2 clocks			2 clocks			2 clocks			2 clocks				/	/	/				

Caution Selection of the main system clock cycle division factor (PCC0 to PCC2) and switchover from the main system clock to the subsystem clock (changing CSS from 0 to 1) should not be set simultaneously.

Simultaneous setting is possible, however, for selection of the main system clock cycle division factor (PCC0 to PCC2) and switchover from the subsystem clock to the main system clock (changing CSS from 1 to 0).

**Remark** 1. The number of clocks listed in Table 6-9 is the number of CPU clocks before switchover.



## 6.6.10 Peripheral hardware and source clocks

The following lists peripheral hardware and source clocks incorporated in the 78K0/Kx2 microcontrollers.

Remark The peripheral hardware depends on the product. See 1.7 Block Diagram and 1.8 Outline of Functions.

Sourc Peripheral Hardware	e Clock	Peripheral Hardware Clock (f <sub>PRS</sub> )	Subsystem Clock (fsuB) <sup>Note 1</sup>	Internal Low- Speed Oscillation Clock (f <sub>RL</sub> )	TM50 Output	External Clock from Peripheral Hardware Pins	
16-bit timer/	00	Y	N	N	Ν	Y (TI000 pin) <sup>Note 2</sup>	
event counter	01	Y	N	N	Ν	Y (TI001 pin) <sup>Note 2</sup>	
8-bit timer/	50	Y	N	Ν	Ν	Y (TI50 pin) <sup>Note 2</sup>	
event counter	51	Y	N	Ν	Ν	Y (TI51 pin) <sup>Note 2</sup>	
8-Bit timer	HO	Y	Ν	Ν	Y	Ν	
	H1	Y	N	Y	Ν	N	
Watch timer		Y	Y	N N		Ν	
Watchdog timer		Ν	Ν	N Y N		Ν	
Buzzer output		Y	N N N		Ν		
Clock output		Y	Y	Ν	Ν	Ν	
A/D converter		Y	Ν	Ν	Ν	Ν	
Serial interface	UART0	Y	N	Ν	Y	Ν	
	UART6	Y	Ν	Ν	Y	Ν	
	CSI10	Y	N	Ν	Ν	Y (SCK10 pin) <sup>Note 2</sup>	
	CSI11	Y	N	Ν	Ν	Y (SCK11 pin)Note 2	
	CSIA0	Y	N	Ν	Ν	$Y (\overline{SCKA0} \text{ pin})^{Note 2}$	
	IIC0	Y	Ν	Ν	Ν	Y (EXSCL0, SCL0 pin) <sup>Note 2</sup>	

**Notes 1.** The 78K0/KB2 is not provided with a subsystem clock.

2. Do not start the peripheral hardware operation with the external clock from peripheral hardware pins when the internal high-speed oscillation clock and high-speed system clock are stopped while the CPU operates with the subsystem clock, or when in the STOP mode.

**Remark** Y: Can be selected, N: Cannot be selected



## (3) 16-bit timer output control register 0n (TOC0n)

TOC0n is an 8-bit register that controls the TO0n output.

TOC0n can be rewritten while only OSPT0n is operating (when TMC0n3 and TMC0n2 = other than 00). Rewriting the other bits is prohibited during operation.

However, TOC0n4 can be rewritten during timer operation as a means to rewrite CR01n (see **7.5.1** Rewriting CR01n during TM0n operation).

TOC0n can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears TOC0n to 00H.

#### Caution Be sure to set TOC0n using the following procedure.

<1> Set TOC0n4 and TOC0n1 to 1.

<2> Set only TOE0n to 1.

<3> Set either of LVS0n or LVR0n to 1.

- **Remark** n = 0: 78K0/KE2 products whose flash memory is less than 32 KB, and 78K0/KB2, 78K0/KC2, 78K0/KD2 products
  - n = 0, 1: 78K0/KE2 products whose flash memory is at least 48 KB, and 78K0/KF2 products



#### 9.4.2 Operation as PWM output

In PWM output mode, a pulse with an arbitrary duty and arbitrary cycle can be output.

The 8-bit timer compare register 0n (CMP0n) controls the cycle of timer output (TOHn). Rewriting the CMP0n register during timer operation is prohibited.

The 8-bit timer compare register 1n (CMP1n) controls the duty of timer output (TOHn). Rewriting the CMP1n register during timer operation is possible.

The operation in PWM output mode is as follows.

PWM output (TOHn output) outputs an active level and 8-bit timer counter Hn is cleared to 0 when 8-bit timer counter Hn and the CMP0n register match after the timer count is started. PWM output (TOHn output) outputs an inactive level when 8-bit timer counter Hn and the CMP1n register match.

#### Setting

<1> Set each register.

#### Figure 9-11. Register Setting in PWM Output Mode

#### (i) Setting timer H mode register n (TMHMDn)



#### (ii) Setting CMP0n register

• Compare value (N): Cycle setting

#### (iii) Setting CMP1n register

• Compare value (M): Duty setting

Remarks 1. n = 0, 1

**2.**  $00H \le CMP1n (M) < CMP0n (N) \le FFH$ 

- <2> The count operation starts when TMHEn = 1.
- <3> The CMP0n register is the compare register that is to be compared first after counter operation is enabled. When the values of the 8-bit timer counter Hn and the CMP0n register match, the 8-bit timer counter Hn is cleared, an interrupt request signal (INTTMHn) is generated, and an active level is output. At the same time, the compare register to be compared with the 8-bit timer counter Hn is changed from the CMP0n register to the CMP1n register.
- <4> When the 8-bit timer counter Hn and the CMP1n register match, an inactive level is output and the compare register to be compared with the 8-bit timer counter Hn is changed from the CMP1n register to the CMP0n register. At this time, the 8-bit timer counter Hn is not cleared and the INTTMHn signal is not generated.



# Cautions 4. The operation of the watchdog timer in the HALT and STOP modes differs as follows depending on the set value of bit 0 (LSROSC) of the option byte.

	LSROSC = 0 (Internal Low-Speed Oscillator Can Be Stopped by Software)	LSROSC = 1 (Internal Low-Speed Oscillator Cannot Be Stopped)
In HALT mode	Watchdog timer operation stops.	Watchdog timer operation continues.
In STOP mode		

If LSROSC = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is not cleared to 0 but starts counting from the value at which it was stopped.

If oscillation of the internal low-speed oscillator is stopped by setting LSRSTOP (bit 1 of the internal oscillation mode register (RCM) = 1) when LSROSC = 0, the watchdog timer stops operating. At this time, the counter is not cleared to 0.

5. The watchdog timer continues its operation during self-programming and EEPROM emulation of the flash memory. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

## 11.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (0080H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to WDTE during the window open period before the overflow time.

The following overflow time is set.

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer
0	0	0	2 <sup>10</sup> /f <sub>RL</sub> (3.88 ms)
0	0	1	2 <sup>11</sup> /f <sub>RL</sub> (7.76 ms)
0	1	0	2 <sup>12</sup> /f <sub>RL</sub> (15.52 ms)
0	1	1	2 <sup>13</sup> /f <sub>RL</sub> (31.03 ms)
1	0	0	2 <sup>14</sup> /f <sub>RL</sub> (62.06 ms)
1	0	1	2 <sup>15</sup> /f <sub>RL</sub> (124.12 ms)
1	1	0	2 <sup>16</sup> /f <sub>RL</sub> (248.24 ms)
1	1	1	2 <sup>17</sup> /f <sub>RL</sub> (496.48 ms)

#### Table 11-3. Setting of Overflow Time of Watchdog Timer

Cautions 1. The combination of WDCS2 = WDCS1 = WDCS0 = 0 and WINDOW1 = WINDOW0 = 0 is prohibited.

2. The watchdog timer continues its operation during self-programming and EEPROM emulation of the flash memory. During processing, the interrupt acknowledge time is delayed. Set the overflow time and window size taking this delay into consideration.

Remarks 1. fRL: Internal low-speed oscillation clock frequency

**2.** ( ): f<sub>RL</sub> = 264 kHz (MAX.)



**Remark** If the overflow time is set to  $2^{11}/f_{RL}$ , the window close time and open time are as follows.

(when 2.7 V  $\leq$  V\_DD  $\leq$  5.5 V)

	Setting of Window Open Period					
	25%	50%	75%	100%		
Window close time	0 to 7.11 ms	0 to 4.74 ms	0 to 2.37 ms	None		
Window open time	7.11 to 7.76 ms	4.74 to 7.76 ms	2.37 to 7.76 ms	0 to 7.76 ms		

<When window open period is 25%>

• Overflow time:

 $2^{11}/f_{RL}$  (MAX.) =  $2^{11}/264$  kHz (MAX.) = 7.76 ms

- Window close time:
  - 0 to  $2^{11}$ /f<sub>RL</sub> (MIN.) × (1 0.25) = 0 to  $2^{11}$ /216 kHz (MIN.) × 0.75 = 0 to 7.11 ms
- Window open time:
  - $2^{11}/f_{RL}$  (MIN.) × (1 0.25) to  $2^{11}/f_{RL}$  (MAX.) =  $2^{11}/216$  kHz (MIN.) × 0.75 to  $2^{11}/264$  kHz (MAX.)
  - = 7.11 to 7.76 ms





#### Figure 15-18. Timing of Ending Continuous Transmission

#### Remark TxD6: TxD6 pin (output) INTST6: Interrupt request signal TXB6: Transmit buffer register 6 Transmit shift register 6 TXS6: ASIF6: Asynchronous serial interface transmission status register 6 Bit 1 of ASIF6 TXBF6: TXSF6: Bit 0 of ASIF6 POWER6: Bit 7 of asynchronous serial interface operation mode register (ASIM6) TXE6: Bit 6 of asynchronous serial interface operation mode register (ASIM6)



## 18.5.17 Timing of I<sup>2</sup>C interrupt request (INTIIC0) occurrence

The timing of transmitting or receiving data and generation of interrupt request signal INTIIC0, and the value of the IICS0 register when the INTIIC0 signal is generated are shown below.

RemarkST:Start conditionAD6 to AD0:AddressR/W:Transfer direction specificationACK:AcknowledgeD7 to D0:DataSP:Stop condition



## (d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

#### (i) When WTIM0 = 0 (after restart, does not match address (= not extension code))



#### (ii) When WTIM0 = 1 (after restart, does not match address (= not extension code))







## Figure 18-28. Example of Slave to Master Communication (When 8-Clock Wait Is Selected for Master, 9-Clock Wait Is Selected for Slave) (2/3)

2. Write data to IIC0, not setting WREL0, in order to cancel a wait state during slave transmission.

Address: FF	E0H After res	set: 00H R/W	1					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IFOL	SREIF6	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF
Address: FF	E1H After r	eset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	TMIF010	TMIF000	TMIF50	TMIFH0	TMIFH1	DUALIF0	STIF6	SRIF6
						CSIIF10		
						STIF0		
Address: FF	E2H After r	eset: 00H	R/W					
Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF1L	0	PIF6 <sup>Note 1</sup>	WTIF	KRIF	TMIF51	WTIIF	SRIF0	ADIF
Address: FF	E3H After r	eset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	<0>
IF1H	0	0	0	0	0	0	0	IICIF0
								DMUIF Note 2
		1						
	XXIFX	Interrupt request flag						
	0	No interrupt request signal is generated						

## Figure 20-3. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H) (78K0/KC2)

Notes 1.	48-pin products only.	

1

- 2. Products whose flash memory is at least 48 KB only.
- Cautions 1. Be sure to clear bits 6 and 7 of IF1L to 0 in the 38-pin and 44-pin products. Be sure to clear bit 7 of IF1L to 0 in the 48-pin products.

Interrupt request is generated, interrupt request status

2. Be sure to clear bits 1 to 7 of IF1H to 0.

## (2) When detecting level of input voltage from external input pin (EXLVI)

- When starting operation
  - <1> Mask the LVI interrupt (LVIMK = 1).
  - <2> Set bit 2 (LVISEL) of the low-voltage detection register (LVIM) to 1 (detects level of input voltage from external input pin (EXLVI)).
  - <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
  - <4> Use software to wait for an operation stabilization time (10  $\mu$ s (MIN.)).
  - <5> Wait until it is checked that (input voltage from external input pin (EXLVI) ≥ detection voltage (VEXLVI = 1.21 V (TYP.))) by bit 0 (LVIF) of LVIM.
  - <6> Set bit 1 (LVIMD) of LVIM to 1 (generates reset signal when the level is detected).

Figure 25-6 shows the timing of the internal reset signal generated by the low-voltage detector. The numbers in this timing chart correspond to <1> to <6> above.

- Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.
  - 2. If input voltage from external input pin (EXLVI)  $\geq$  detection voltage (V<sub>EXLVI</sub> = 1.21 V (TYP.)) when LVIMD is set to 1, an internal reset signal is not generated.
  - 3. Input voltage from external input pin (EXLVI) must be EXLVI < VDD.
- When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and then LVION to 0.





## Figure 25-7. Timing of Low-Voltage Detector Interrupt Signal Generation (Detects Level of Supply Voltage (VDD)) (2/2)

## (2) In 2.7 V/1.59 V POC mode (option byte: POCMODE = 1)

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

- 2. The interrupt request signal (INTLVI) is generated and the LVIF and LVIIF flags may be set (1).
- **3.** If LVION is cleared (0) in a state below the LVI detection voltage, an INTLVI signal is generated and LVIIF becomes 1.
- **Remark** <1> to <9> in Figure 25-7 above correspond to <1> to <9> in the description of "When starting operation" in **25.4.2 (1) When detecting level of supply voltage (V**<sub>DD</sub>).

- **Notes 1.** Total current flowing into the internal power supply (V<sub>DD</sub>, EV<sub>DD</sub>), including the peripheral operation current and the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. However, the current flowing into the pull-up resistors and the output current of the port are not included.
  - 2. Not including the operating current of the 8 MHz internal oscillator, 240 kHz internal oscillator, and XT1 oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - **3.** When AMPH (bit 0 of clock operation mode select register (OSCCTL)) = 0.
  - 4. Not including the operating current of the X1 oscillator, XT1 oscillator, and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 5. Not including the operating current of the X1 oscillation, 8 MHz internal oscillator and 240 kHz internal oscillator, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 6. Not including the operating current of the 240 kHz internal oscillator and XT1 oscillation, and the current flowing into the A/D converter, watchdog timer and LVI circuit.
  - 7. Current flowing only to the A/D converter (AVREF). The current value of the 78K0/Kx2 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
  - 8. Current flowing only to the watchdog timer (including the operating current of the 240 kHz internal oscillator). The current value of the 78K0/Kx2 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
  - 9. Current flowing only to the LVI circuit. The current value of the 78K0/Kx2 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVI circuit operates.



- μPD78F0531GB(A)-GAH-AX, 78F0532GB(A)-GAH-AX, 78F0533GB(A)-GAH-AX, 78F0534GB(A)-GAH-AX, 78F0535GB(A)-GAH-AX, 78F0535GB(A)-GAH-AX, 78F0537GB(A)-GAH-AX
- μPD78F0531GB(A2)-GAH-AX, 78F0532GB(A2)-GAH-AX, 78F0533GB(A2)-GAH-AX, 78F0534GB(A2)-GAH-AX, 78F0535GB(A2)-GAH-AX, 78F0535GB(A2)-GAH-AX, 78F0537GB(A2)-GAH-AX
- μPD78F0531AGB-GAH-AX, 78F0532AGB-GAH-AX, 78F0533AGB-GAH-AX, 78F0534AGB-GAH-AX, 78F0535AGB-GAH-AX, 78F0536AGB-GAH-AX, 78F0537AGB-GAH-AX, 78F0537DAGB-GAH-AX
- μPD78F0531AGBA-GAH-G, 78F0532AGBA-GAH-G, 78F0533AGBA-GAH-G, 78F0534AGBA-GAH-G, 78F0535AGBA-GAH-G, 78F0536AGBA-GAH-G, 78F0537AGBA-GAH-G
- μPD78F0531AGBA2-GAH-G, 78F0532AGBA2-GAH-G, 78F0533AGBA2-GAH-G, 78F0535AGBA2-GAH-G, 78F0535AGBA2-GAH-G, 78F0535AGBA2-GAH-G, 78F0537AGBA2-GAH-G

## 64-PIN PLASTIC LQFP(FINE PITCH)(10x10)



P64GB-50-GAH

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

