

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | 78K/0   |
| Core Size                  | 8-Bit   |
| Speed                      | 20MHz   |
| Connectivity               | 3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART                                      |
| Peripherals                | LVD, POR, PWM, WDT  |
| Number of I/O              | 71  |
| Program Memory Size        | 96KB (96K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 5K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 80-LQFP   |
| Supplier Device Package    | -   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f0546agc-gad-ax |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-3 shows the types of pin I/O circuits and the recommended connections of unused pins. See **Figure 2-1** for the configuration of the I/O circuit of each type.

Remark The pins mounted depend on the product. See 1.5 Ordering Information (Top View) and 2.1 Pin Function List.

| Pin Name                   | I/O Circuit Type | I/O | Recommended Connection of Unused Pins                        |
|----------------------------|------------------|-----|--|
| P00/TI000                  | 5-AQ             | I/O | Input: Independently connect to EVDD or EVSS via a resistor. |
| P01/TI010/TO00             |                  |     | Output: Leave open.  |
| P02/SO11                   | 5-AG             |     |  |
| P03/SI11                   | Note 1           |     |  |
| P04/SCK11                  |                  |     |  |
| P05/TI001/SSI11            |                  |     |  |
| P06/TI011/TO01             |                  |     |  |
| P10/SCK10/TxD0             | 5-AQ             |     |  |
| P11/SI10/RxD0              |                  |     |  |
| P12/SO10                   | 5-AG             |     |  |
| P13/TxD6                   |                  |     |  |
| P14/RxD6                   | 5-AQ             |     |  |
| P15/TOH0                   | 5-AG             |     |  |
| P16/TOH1/INTP5             | 5-AQ             |     |  |
| P17/TI50/TO50              |                  |     |  |
| ANI0/P20 to ANI7/P27Note 2 | 11-G             |     | < Digital input setting and analog input setting>            |
|                            |                  |     | Independently connect to AVREF or AVss via a resistor.       |
|                            |                  |     | <digital output="" setting=""></digital>                     |
|                            |                  |     | Leave open.  |

Table 2-3. Pin I/O Circuit Types (1/3)

- Notes 1. "5-AG" type: 78K0/KE2 whose flash memory is less than 32 KB and 78K0/KD2 "5-AQ" type: 78K0/KE2 whose flash memory is at least 48 KB and 78K0/KF2 (Products other than the above are not mounted with P03 to P06.)
  - 2. ANI0/P20 to ANI7/P27 are set in the analog input mode after release of reset.



Remark With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.

| KB2          | KC2          | KD2          | KES          | KF2          | Function<br>Name | I/O    | Function   | After<br>Reset | Alternate<br>Function                |
|--------------|--------------|--------------|--------------|--------------|------------------|--------|--|----------------|--------------------------------------|
| $\checkmark$ |              |              |              | $\checkmark$ | P120             | I/O    | Port 12.   | Input          | INTP0/EXLVI                          |
| $\checkmark$ |              |              |              | $\checkmark$ | P121             |        | I/O port.  | port           | X1/OCD0A <sup>Note 3</sup>           |
| $\checkmark$ | V            | V            | V            | V            | P122             |        | Input/output can be specified in 1-bit units.<br>Only for P120, use of an on-chip pull-up resistor can<br>be specified by a software setting |                | X2/EXCLK/<br>OCD0B <sup>Note 3</sup> |
| -            | $\checkmark$ |              | $\checkmark$ | $\checkmark$ | P123             |        | be opeomed by a convare county.  |                | XT1                                  |
| -            | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | P124             |        |  |                | XT2/EXCLKS                           |
| -            | Note 1       | $\checkmark$ | V            | V            | P130             | Output | Port 13.<br>Output-only port.  | Output<br>port | -                                    |
| -            | Note 1       |              |              | $\checkmark$ | P140             | I/O    | Port 14.   | Input          | PCL/INTP6                            |
| -            | -            | -            | Note 2       | V            | P141             |        | I/O port.<br>Input/output can be specified in 1-bit units.   | port           | BUZ/BUSY0/<br>INTP7                  |
| -            | _            | _            | _            | $\checkmark$ | P142             |        | Use of an on-chip pull-up resistor can be specified by<br>a software setting   |                | SCKA0                                |
| _            | _            | _            | _            | $\checkmark$ | P143             |        |  |                | SIA0                                 |
| _            | _            | _            | _            | $\checkmark$ | P144             |        |  |                | SOA0                                 |
| -            | _            | _            | _            | $\checkmark$ | P145             |        |  |                | STB0                                 |

 Table 5-3.
 Port Functions (3/3)

Notes 1. This is not mounted onto 38-pin and 44-pin products of the 78K0/KC2.

- 2. The 78K0/KE2 products are not provided with the BUSY0 input function.
- **3.** OCD0A and OCD0B are provided to the products with an on-chip debug function (µPD78F05xxD and 78F05xxDA) only.

**Remark**  $\sqrt{:}$  Mounted, -: Not mounted



| Symbol | 7    | 6    | 5     | 4     | 3      | 2           | 1            | 0            | Address      | After reset | R/W |
|--------|------|------|-------|-------|--------|-------------|--------------|--------------|--------------|-------------|-----|
| PU0    | 0    | PU06 | PU05  | PU04  | PU03   | PU02        | PU01         | PU00         | FF30H        | 00H         | R/W |
|        |      |      |       |       |        |             |              |              |              |             |     |
| PU1    | PU17 | PU16 | PU15  | PU14  | PU13   | PU12        | PU11         | PU10         | FF31H        | 00H         | R/W |
|        |      |      |       |       |        |             |              |              |              |             |     |
| PU3    | 0    | 0    | 0     | 0     | PU33   | PU32        | PU31         | PU30         | FF33H        | 00H         | R/W |
|        |      |      |       |       |        |             |              |              | _            |             |     |
| PU4    | PU47 | PU46 | PU45  | PU44  | PU43   | PU42        | PU41         | PU40         | FF34H        | 00H         | R/W |
|        |      |      |       |       |        |             |              |              |              |             |     |
| PU5    | PU57 | PU56 | PU55  | PU54  | PU53   | PU52        | PU51         | PU50         | FF35H        | 00H         | R/W |
|        |      |      |       |       |        |             |              |              | -            |             |     |
| PU6    | PU67 | PU66 | PU65  | PU64  | 0      | 0           | 0            | 0            | FF36H        | 00H         | R/W |
|        |      |      |       |       |        |             |              |              |              |             |     |
| PU7    | PU77 | PU76 | PU75  | PU74  | PU73   | PU72        | PU71         | PU70         | FF37H        | 00H         | R/W |
|        |      |      |       |       |        |             |              |              | -            |             |     |
| PU12   | 0    | 0    | 0     | 0     | 0      | 0           | 0            | PU120        | FF3CH        | 00H         | R/W |
|        |      |      |       |       |        |             |              |              | -            |             |     |
| PU14   | 0    | 0    | PU145 | PU144 | PU143  | PU142       | PU141        | PU140        | <b>FF3EH</b> | 00H         | R/W |
|        |      |      |       |       |        |             |              |              | -            |             |     |
|        | PUmn |      |       |       | Pmn pi | n on-chip p | oull-up resi | istor select | ion          |             |     |
|        | 1    |      |       |       |        |             |              |              |              |             |     |

## Figure 5-43. Format of Pull-up Resistor Option Register (78K0/KF2)

| PUmn | Pmn pin on-chip pull-up resistor selection<br>(m = 0, 1, 3 to 7, 12, 14; n = 0 to 7) |
|------|--|
| 0    | On-chip pull-up resistor not connected   |
| 1    | On-chip pull-up resistor connected   |

# (4) A/D port configuration register (ADPC)

This register switches the P20/ANI0 to P27/ANI7 pins to digital I/O of port or analog input of A/D converter. ADPC can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears this register to 00H.

RemarkP20/ANI0 to P23/ANI3 pins:78K0/KB2P20/ANI0 to P25/ANI5 pins:38-pin products of 78K0/KC2P20/ANI0 to P27/ANI7 pins:Products other than above



## 6.6.5 Clocks supplied to CPU and peripheral hardware

The following table shows the relation among the clocks supplied to the CPU and peripheral hardware, and setting of registers.

#### Table 6-4. Clocks Supplied to CPU and Peripheral Hardware, and Register Setting (78K0/KB2)

| Supp                                  | Supplied Clock  |   |   |   |  |
|---------------------------------------|---|---|---|---|--|
| Clock Supplied to CPU                 | Clock Supplied to CPU Clock Supplied to Peripheral Hardware |   |   |   |  |
| Internal high-speed oscillation clock | Internal high-speed oscillation clock                       |   |   |   |  |
| Internal high-speed oscillation clock | X1 clock  | 1 | 0 | 0 |  |
|                                       | External main system clock                                  | 1 | 0 | 1 |  |
| X1 clock                              | 1   | 1 | 0 |   |  |
| External main system clock            | External main system clock                                  |   |   |   |  |

**Remarks 1.** The 78K0/KB2 is not provided with a subsystem clock.

- **2.** XSEL: Bit 2 of the main clock mode register (MCM)
  - MCM0: Bit 0 of MCM

EXCLK: Bit 7 of the clock operation mode select register (OSCCTL)

×: don't care

# Table 6-5. Clocks Supplied to CPU and Peripheral Hardware, and Register Setting (78K0/KC2, 78K0/KD2, 78K0/KE2, and 78K0/KF2)

| Suppli                                | ed Clock                              | XSEL | CSS | MCM0 | EXCLK |
|---------------------------------------|---------------------------------------|------|-----|------|-------|
| Clock Supplied to CPU                 | Clock Supplied to Peripheral Hardware |      |     |      |       |
| Internal high-speed oscillation clock |                                       | 0    | 0   | ×    | ×     |
| Internal high-speed oscillation clock | X1 clock                              | 1    | 0   | 0    | 0     |
|                                       | External main system clock            | 1    | 0   | 0    | 1     |
| X1 clock                              |                                       | 1    | 0   | 1    | 0     |
| External main system clock            |                                       | 1    | 0   | 1    | 1     |
| Subsystem clock                       | Internal high-speed oscillation clock | 0    | 1   | ×    | ×     |
|                                       | X1 clock                              | 1    | 1   | 0    | 0     |
|                                       |                                       | 1    | 1   | 1    | 0     |
|                                       | External main system clock            | 1    | 1   | 0    | 1     |
|                                       |                                       | 1    | 1   | 1    | 1     |

**Remark** XSEL: Bit 2 of the main clock mode register (MCM)

CSS: Bit 4 of the processor clock control register (PCC)

MCM0: Bit 0 of MCM

EXCLK: Bit 7 of the clock operation mode select register (OSCCTL)

×: don't care





78K0/Kx2

- **Notes 2.** If the peripheral hardware clock (fPRs) operates on the internal high-speed oscillation clock (fRH) (XSEL = 0), when  $1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$ , the setting of CKS02 = CKS01 = CKS00 = 0 (count clock: fPRs) is prohibited.
  - 3. This is settable only if 4.0 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V.
  - 4. Note the following points when selecting the TM50 output as the count clock.
    - Mode in which the count clock is cleared and started upon a match of TM50 and CR50 (TMC506 = 0) Start the operation of 8-bit timer/event counter 50 first and then enable the timer F/F inversion operation (TMC501 = 1).
    - PWM mode (TMC506 = 1) Start the operation of 8-bit timer/event counter 50 first and then set the count clock to make the duty = 50%.
    - It is not necessary to enable (TOE50 = 1) TO50 output in any mode.
- Cautions 1. When TMHE0 = 1, setting the other bits of TMHMD0 is prohibited. However, TMHMD0 can be refreshed (the same value is written).
  - In the PWM output mode, be sure to set the 8-bit timer H compare register 10 (CMP10) when starting the timer count operation (TMHE0 = 1) after the timer count operation was stopped (TMHE0 = 0) (be sure to set again even if setting the same value to CMP10).
  - 3. The actual TOH0/P15 pin output is determined depending on PM15 and P15, besides TOH0 output.
- **Remarks 1.** fprs: Peripheral hardware clock frequency
  - 2. TMC506: Bit 6 of 8-bit timer mode control register 50 (TMC50) TMC501: Bit 1 of TMC50



<10> By performing the procedures above, an arbitrary carrier clock is obtained. To stop the count operation, clear TMHE1 to 0.

If the setting value of the CMP01 register is N, the setting value of the CMP11 register is M, and the count clock frequency is fCNT, the carrier clock output cycle and duty are as follows.

- Carrier clock output cycle = (N + M + 2)/fcnt
- Duty = High-level width/carrier clock output width = (M + 1)/(N + M + 2)
- Cautions 1. Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).
  - 2. Set so that the count clock frequency of TMH1 becomes more than 6 times the count clock frequency of TM51.
  - 3. Set the values of the CMP01 and CMP11 registers in a range of 01H to FFH.
  - 4. The set value of the CMP11 register can be changed while the timer counter is operating. However, it takes the duration of three operating clocks (signal selected by the CKS12 to CKS10 bits of the TMHMD1 register) since the value of the CMP11 register has been changed until the value is transferred to the register.
  - 5. Be sure to set the RMC1 bit before the count operation is started.

Remarks 1. For the setting of the output pin, see 9.3 (3) Port mode register 1 (PM1).

2. For how to enable the INTTMH1 signal interrupt, see CHAPTER 20 INTERRUPT FUNCTIONS.



# CHAPTER 12 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

|               | 78K0/KB2 | 78K0/KC2                    | 78K0/KD2 | 78K0/KE2     | 78K0/KF2     |
|---------------|----------|-----------------------------|----------|--------------|--------------|
| Clock output  | -        | 38/44 pins: –<br>48 pins: √ |          | $\checkmark$ |              |
| Buzzer output |          | _                           |          | 1            | $\checkmark$ |

**Remark**  $\sqrt{:}$  Mounted, -: Not mounted

# 12.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral ICs. The clock selected with the clock output selection register (CKS) is output.

In addition, the buzzer output is intended for square-wave output of buzzer frequency selected with CKS.

Figure 12-1 and 12-2 show the block diagram of clock output/buzzer output controller.







# Table 13-2. A/D Conversion Time Selection (Conventional-specification Products $(\mu$ PD78F05xx and 78F05xxD))

| A/D C            | onverter | Mode F | Register | (ADM) |                   | Conversion T       | ime Selection                   |   | Conversion Clock |
|------------------|----------|--------|----------|-------|-------------------|--------------------|---------------------------------|---|------------------|
| FR2              | FR1      | FR0    | LV1      | LV0   |                   | fprs = 2 MHz       | fprs = 10 MHz                   | $f_{\text{PRS}} = 20 \text{ MHz}^{\text{Note}}$ | (fad)            |
| 0                | 0        | 0      | 0        | 0     | 264/fprs          | Setting prohibited | 26.4 <i>µ</i> s                 | 13.2 <i>µ</i> s <sup>Note</sup>                 | fprs/12          |
| 0                | 0        | 1      | 0        | 0     | 176/fprs          |                    | 17.6 <i>μ</i> s                 | 8.8 μS <sup>Note</sup>                          | fprs/8           |
| 0                | 1        | 0      | 0        | 0     | 132/fprs          |                    | 13.2 <i>μ</i> s                 | 6.6 <i>µ</i> s <sup>Note</sup>                  | fprs/6           |
| 0                | 1        | 1      | 0        | 0     | 88/fprs           |                    | 8.8 <i>µ</i> s <sup>Note</sup>  | Setting prohibited                              | fprs/4           |
| 1                | 0        | 0      | 0        | 0     | 66/fprs           | 33.0 <i>µ</i> s    | 6.6 <i>µ</i> /S <sup>Note</sup> |   | fprs/3           |
| 1                | 0        | 1      | 0        | 0     | 44/fprs           | 22.0 <i>µ</i> s    | Setting prohibited              |   | fprs/2           |
| Other than above |          |        |          |       | Setting prohibite | Setting prohibited |                                 |   |                  |

#### (1) 2.7 V $\leq$ AV<sub>REF</sub> $\leq$ 5.5 V (LV0 = 0)

Note This can be set only when 4.0 V  $\leq$  AV\_{REF}  $\leq$  5.5 V.

(2)  $2.3 V \le AV_{REF} < 2.7 V (LV0 = 1)$ 

| A/D C | onverter | r Mode F  | Register | (ADM) | C                  | Conversion Clock   |                    |         |
|-------|----------|-----------|----------|-------|--------------------|--------------------|--------------------|---------|
| FR2   | FR1      | FR0       | LV1      | LV0   |                    | fprs = 2 MHz       | fprs = 5 MHz       | (fad)   |
| 0     | 0        | 0         | 0        | 1     | 480/fprs           | Setting prohibited | Setting prohibited | fprs/12 |
| 0     | 0        | 1         | 0        | 1     | 320/fprs           |                    | 64.0 <i>µ</i> s    | fprs/8  |
| 0     | 1        | 0         | 0        | 1     | 240/fprs           |                    | 48.0 <i>μ</i> s    | fprs/6  |
| 0     | 1        | 1         | 0        | 1     | 160/fprs           |                    | 32.0 <i>µ</i> s    | fprs/4  |
| 1     | 0        | 0         | 0        | 1     | 120/fprs           | 60.0 <i>µ</i> s    | Setting prohibited | fprs/3  |
| 1     | 0        | 1         | 0        | 1     | 80/fprs            | fprs/2             |                    |         |
|       | Othe     | er than a | bove     |       | Setting prohibited |                    |                    |         |

Cautions 1. Set the conversion times with the following conditions.

- 4.0 V  $\leq$  AVREF  $\leq$  5.5 V: fad = 0.6 to 3.6 MHz
- 2.7 V  $\leq$  AV<sub>REF</sub> < 4.0 V: fad = 0.6 to 1.8 MHz
- 2.3 V ≤ AVREF < 2.7 V: faD = 0.6 to 1.48 MHz (Standard products and (A) grade products only)
- 2. When rewriting FR2 to FR0, LV1, and LV0 to other than the same data, stop A/D conversion once (ADCS = 0) beforehand.
- 3. Change LV0 from the default value, when 2.3 V  $\leq$  AV<sub>REF</sub> < 2.7 V.
- 4. The above conversion time does not include clock frequency errors. Select conversion time, taking clock frequency errors into consideration.

Remark fPRs: Peripheral hardware clock frequency



| PS61 | PS60 | Transmission operation      | Reception operation                   |  |
|------|------|-----------------------------|---------------------------------------|--|
| 0    | 0    | Does not output parity bit. | Reception without parity              |  |
| 0    | 1    | Outputs 0 parity.           | Reception as 0 parity <sup>Note</sup> |  |
| 1    | 0    | Outputs odd parity.         | Judges as odd parity.                 |  |
| 1    | 1    | Outputs even parity.        | Judges as even parity.                |  |

| Figure 15-5   | Format of Asynchro  | nous Serial Interface | <b>Operation Mode</b> | Register 6  | (ASIM6) (2/2) |
|---------------|---------------------|-----------------------|-----------------------|-------------|---------------|
| i igule 13-3. | i ormat or Asynomio | ious Senai internace  | operation mode        | riegister u |               |

| CL6 | Specifies character length of transmit/receive data |
|-----|---|
| 0   | Character length of data = 7 bits                   |
| 1   | Character length of data = 8 bits                   |

| SL6 | Specifies number of stop bits of transmit data |
|-----|--|
| 0   | Number of stop bits = 1                        |
| 1   | Number of stop bits = 2                        |

| ISRM6 | Enables/disables occurrence of reception completion interrupt in case of error |
|-------|--|
| 0     | "INTSRE6" occurs in case of error (at this time, INTSR6 does not occur).       |
| 1     | "INTSR6" occurs in case of error (at this time, INTSRE6 does not occur).       |

- **Note** If "reception as 0 parity" is selected, the parity is not judged. Therefore, bit 2 (PE6) of asynchronous serial interface reception error status register 6 (ASIS6) is not set and the error interrupt does not occur.
- Cautions 1. To start the transmission, set POWER6 to 1 and then set TXE6 to 1. To stop the transmission, clear TXE6 to 0, and then clear POWER6 to 0.
  - 2. To start the reception, set POWER6 to 1 and then set RXE6 to 1. To stop the reception, clear RXE6 to 0, and then clear POWER6 to 0.
  - 3. Set POWER6 to 1 and then set RXE6 to 1 while a high level is input to the RxD6 pin. If POWER6 is set to 1 and RXE6 is set to 1 while a low level is input, reception is started.
  - 4. TXE6 and RXE6 are synchronized by the base clock (fxcLK6) set by CKSR6. To enable transmission or reception again, set TXE6 or RXE6 to 1 at least two clocks of the base clock after TXE6 or RXE6 has been cleared to 0. If TXE6 or RXE6 is set within two clocks of the base clock, the transmission circuit or reception circuit may not be initialized.
  - 5. Set transmit data to TXB6 at least one base clock (fxcLK6) after setting TXE6 = 1.
  - 6. Clear the TXE6 and RXE6 bits to 0 before rewriting the PS61, PS60, and CL6 bits.
  - 7. Fix the PS61 and PS60 bits to 0 when used in LIN communication operation.
  - 8. Clear TXE6 to 0 before rewriting the SL6 bit. Reception is always performed with "the number of stop bits = 1", and therefore, is not affected by the set value of the SL6 bit.
  - 9. Make sure that RXE6 = 0 when rewriting the ISRM6 bit.



### 15.4.2 Asynchronous serial interface (UART) mode

In this mode, data of 1 byte is transmitted/received following a start bit, and a full-duplex operation can be performed. A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

(1) Registers used

- Asynchronous serial interface operation mode register 6 (ASIM6)
- Asynchronous serial interface reception error status register 6 (ASIS6)
- Asynchronous serial interface transmission status register 6 (ASIF6)
- Clock selection register 6 (CKSR6)
- Baud rate generator control register 6 (BRGC6)
- Asynchronous serial interface control register 6 (ASICL6)
- Input switch control register (ISC)
- Port mode register 1 (PM1)
- Port register 1 (P1)

The basic procedure of setting an operation in the UART mode is as follows.

- <1> Set the CKSR6 register (see Figure 15-8).
- <2> Set the BRGC6 register (see Figure 15-9).
- <3> Set bits 0 to 4 (ISRM6, SL6, CL6, PS60, PS61) of the ASIM6 register (see Figure 15-5).
- <4> Set bits 0 and 1 (TXDLV6, DIR6) of the ASICL6 register (see Figure 15-10).
- <5> Set bit 7 (POWER6) of the ASIM6 register to 1.
- <6> Set bit 6 (TXE6) of the ASIM6 register to 1. → Transmission is enabled. Set bit 5 (RXE6) of the ASIM6 register to 1. → Reception is enabled.
- <7> Write data to transmit buffer register 6 (TXB6).  $\rightarrow$  Data transmission is started.

# Caution Take relationship with the other party of communication when setting the port mode register and port register.

The relationship between the register settings and pins is shown below.

| POWER6 | TXE6 | RXE6 | PM13                | P13                 | PM14                | P14               | UART6                      | Pin Fu   | inction  |
|--------|------|------|---------------------|---------------------|---------------------|-------------------|----------------------------|----------|----------|
|        |      |      |                     |                     |                     |                   | Operation                  | TxD6/P13 | RxD6/P14 |
| 0      | 0    | 0    | $\times^{\sf Note}$ | $\times^{\sf Note}$ | $\times^{\sf Note}$ | × <sup>Note</sup> | Stop                       | P13      | P14      |
| 1      | 0    | 1    | $\times^{Note}$     | $\times^{\sf Note}$ | 1                   | ×                 | Reception                  | P13      | RxD6     |
|        | 1    | 0    | 0                   | 1                   | $\times^{\sf Note}$ | × <sup>Note</sup> | Transmission               | TxD6     | P14      |
|        | 1    | 1    | 0                   | 1                   | 1                   | ×                 | Transmission/<br>reception | TxD6     | RxD6     |

Table 15-2. Relationship Between Register Settings and Pins

Note Can be set as port function.

Remark

| ASIM6) |
|--------|
|        |
|        |
|        |
|        |
|        |



# (2) Communication operation

#### (a) Format and waveform example of normal transmit/receive data

Figures 15-13 and 15-14 show the format and waveform example of the normal transmit/receive data.

#### Figure 15-13. Format of Normal UART Transmit/Receive Data

#### 1. LSB-first transmission/reception



#### 2. MSB-first transmission/reception



One data frame consists of the following bits.

- Start bit ... 1 bit
- Character bits ... 7 or 8 bits
- Parity bit ... Even parity, odd parity, 0 parity, or no parity
- Stop bit ... 1 or 2 bits

The character bit length, parity, and stop bit length in one data frame are specified by asynchronous serial interface operation mode register 6 (ASIM6).

Whether data is communicated with the LSB or MSB first is specified by bit 1 (DIR6) of asynchronous serial interface control register 6 (ASICL6).

Whether the TxD6 pin outputs normal or inverted data is specified by bit 0 (TXDLV6) of ASICL6.



SO11

SO11

P02<sup>Note 2</sup>

SO11

SO11

SCK11

(input) Note 4

SCK11

(input)

Note 4

SCK11

(output)

SCK11

(output)

SCK11

(output)

P03

SI11

SI11

P03

SI11

TI001/

P05

SSI11

TI001/

P05

SSI11

TI001/

P05

TI001/

P05

TI001/

P05

1

1

1

1

1

1

1

0

1

1

| (b) Se | b) Serial interface CSI11 |       |                          |                          |                        |                        |                          |                          |                          |                          |                             |              |                       |                       |           |
|--------|---------------------------|-------|--------------------------|--------------------------|------------------------|------------------------|--------------------------|--------------------------|--------------------------|--------------------------|-----------------------------|--------------|-----------------------|-----------------------|-----------|
| CSIE11 | TRMD11                    | SSE11 | PM03                     | P03                      | PM02                   | P02                    | PM04                     | P04                      | PM05                     | P05                      | CSI11                       | Pin Function |                       |                       |           |
|        |                           |       |                          |                          |                        |                        |                          |                          |                          |                          | Operation                   | SI11/        | SO11/                 | SCK11/                | SSI11/    |
|        |                           |       |                          |                          |                        |                        |                          |                          |                          |                          |                             | P03          | P02                   | P04                   | TI001/P05 |
| 0      | 0                         | ×     | $\times^{\rm Note \; 1}$ | $\times^{\rm Note \; 1}$ | $\times^{\rm Note  1}$ | $\times^{\rm Note  1}$ | $\times^{\rm Note \; 1}$ | Stop                        | P03          | P02 <sup>Note 2</sup> | P04 <sup>Note 3</sup> | TI001/    |
|        |                           |       |                          |                          |                        |                        |                          |                          |                          |                          |                             |              |                       |                       | P05       |
| 1      | 0                         | 0     | 1                        | ×                        | $\times^{\rm Note  1}$ | $\times^{\rm Note  1}$ | 1                        | ×                        | $\times^{\rm Note \; 1}$ | $\times^{\rm Note \; 1}$ | Slave                       | SI11         | P02 <sup>Note 2</sup> | SCK11                 | TI001/    |
|        |                           |       |                          |                          |                        |                        |                          |                          |                          |                          | reception <sup>Note 4</sup> |              |                       | (input)               | P05       |
|        |                           | 1     |                          |                          |                        |                        |                          |                          | 1                        | ×                        |                             |              |                       | Note 4                | SSI11     |

×Note 1

1

×Note 1

1

×Note 1

×<sup>Note 1</sup>

×Note 1

×Note

×

Vote 1

×

Note

Vote 1

Note

Slave

transmission<sup>Note 4</sup>

Slave transmission/

reception<sup>Note 4</sup>

Master

reception

Master transmission

Master

transmission/

reception

# Table 16-2. Relationship Between Register Settings and Pins (2/2)

# (b) Ser

Notes 1. Can be set as port function.

 $\times^{\text{Note 1}}$ 

1

1

×<sup>Note 1</sup>

1

×Note

×

×

×Note 1

×

0

0

×<sup>Note 1</sup>

0

0

0

0

×Note

0

0

1

1

0

0

0

×

×

1

1

1

0

1

0

1

0

0

0

- 2. To use P02/SO11 as general-purpose port, set the serial clock selection register 11 (CSIC11) in the default status (00H).
- **3** To use P04/SCK11 as port pins, clear CKP11 to 0.
- To use the slave mode, set CKS112, CKS111, and CKS110 to 1, 1, 1. 4

#### Remark

| ×:                      | don't care   |
|-------------------------|--|
| CSIE11:                 | Bit 7 of serial operation mode register 11 (CSIM11)  |
| TRMD11:                 | Bit 6 of CSIM11                                      |
| CKP11:                  | Bit 4 of serial clock selection register 11 (CSIC11) |
| CKS112, CKS111, CKS110: | Bits 2 to 0 of CSIC11                                |
| PM0×:                   | Port mode register                                   |
| P0×:                    | Port output latch                                    |
|                         |  |



# (c) Switching MSB/LSB as start bit

Figure 17-12 shows the configuration of serial I/O shift register 0 (SIOA0) and the internal bus. As shown in the figure, MSB/LSB can be read/written in reverse form.

Switching MSB/LSB as the start bit can be specified using bit 1 (DIR0) of serial operation mode specification register 0 (CSIMA0).



Figure 17-12. Transfer Bit Order Switching Circuit

Start bit switching is realized by switching the bit order for data written to SIOA0. The SIOA0 shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the shift register.

## (d) Communication start

Serial communication is started by setting communication data to serial I/O shift register 0 (SIOA0) when the following two conditions are satisfied.

- Serial interface CSIA0 operation control bit (CSIAE0) = 1
- Serial communication is not in progress

Caution If CSIAE0 is set to 1 after data is written to SIOA0, communication does not start.

Upon termination of 8-bit communication, serial communication automatically stops and the interrupt request flag (ACSIIF) is set.



| Address: FF                         | E4H After r                         | eset: FFH     | R/W            |        |                         |                             |                         |                                 |  |  |  |
|-------------------------------------|-------------------------------------|---------------|----------------|--------|-------------------------|-----------------------------|-------------------------|---------------------------------|--|--|--|
| Symbol                              | <7>                                 | <6>           | <5>            | <4>    | <3>                     | <2>                         | <1>                     | <0>                             |  |  |  |
| MK0L                                | SREMK6                              | PMK5          | PMK4           | PMK3   | PMK2                    | PMK1                        | PMK0                    | LVIMK                           |  |  |  |
| Address: FFE5H After reset: FFH R/W |                                     |               |                |        |                         |                             |                         |                                 |  |  |  |
| Symbol                              | <7>                                 | <6>           | <5>            | <4>    | <3>                     | <2>                         | <1>                     | <0>                             |  |  |  |
| МКОН                                | TMMK010                             | ТММК000       | TMMK50         | ТММКНО | TMMKH1                  | DUALMK0<br>CSIMK10<br>STMK0 | STMK6                   | SRMK6                           |  |  |  |
| Address: FF                         | Address: FFE6H After reset: FFH R/W |               |                |        |                         |                             |                         |                                 |  |  |  |
| MK1L                                | PMK7                                | PMK6          | WTMK           | KRMK   | TMMK51                  | WTIMK                       | SRMK0                   | ADMK                            |  |  |  |
|                                     |                                     | 1             |                |        |                         |                             |                         |                                 |  |  |  |
| Address: FF                         | E7H After r                         | eset: FFH     | R/W            |        |                         |                             |                         |                                 |  |  |  |
| Symbol                              | 7                                   | 6             | 5              | 4      | <3>                     | <2>                         | <1>                     | <0>                             |  |  |  |
| MK1H                                | 1                                   | 1             | 1              | 1      | TMMK011 <sup>Note</sup> | TMMK001 <sup>Note</sup>     | CSIMK11 <sup>Note</sup> | IICMK0<br>DMUMK <sup>Note</sup> |  |  |  |
|                                     |                                     |               |                |        |                         |                             |                         |                                 |  |  |  |
|                                     | ХХМКХ                               |               |                | Interr | upt servicing o         | control                     |                         |                                 |  |  |  |
|                                     | 0                                   | Interrupt ser | vicing enabled | d      |                         |                             |                         |                                 |  |  |  |
|                                     | 1                                   | Interrupt ser | vicing disable | d      |                         |                             |                         |                                 |  |  |  |

# Figure 20-10. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H) (78K0/KE2)

Note Products whose flash memory is at least 48 KB only.

Caution Be sure to set bits 1 to 7 of MK1H to 1 for the products whose flash memory is less than 32 KB. Be sure to set bits 4 to 7 of MK1H to 1 for the products whose flash memory is at least 48 KB.





Figure 24-3. Example of Software Processing After Reset Release (2/2)

Checking reset source



# Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

| Parameter                     | Parameter Symbol Conditions |                             |  |             | Unit |
|-------------------------------|-----------------------------|-----------------------------|--|-------------|------|
| Output current, high          | Іон                         | Per pin                     | P00 to P06, P10 to P17,<br>P30 to P33, P40 to P47,<br>P50 to P57, P64 to P67,<br>P70 to P77, P120,<br>P130, P140 to P145 | -10         | mA   |
|                               |                             | Total of all pins<br>–80 mA | P00 to P04, P40 to P47,<br>P120, P130, P140 to<br>P145   | -25         | mA   |
|                               |                             |                             | P05, P06, P10 to P17,<br>P30 to P33, P50 to P57,<br>P64 to P67, P70 to P77   | -55         | mA   |
|                               |                             | Per pin                     | P20 to P27   | -0.5        | mA   |
|                               |                             | Total of all pins           |  | -2          | mA   |
|                               |                             | Per pin                     | P121 to P124   | -1          | mA   |
|                               |                             | Total of all pins           |  | -4          | mA   |
| Output current, low           | lol                         | Per pin                     | P00 to P06, P10 to P17,<br>P30 to P33, P40 to P47,<br>P50 to P57, P60 to P67,<br>P70 to P77, P120, P130,<br>P140 to P145 | 30          | mA   |
|                               |                             | Total of all pins<br>200 mA | P00 to P04, P40 to P47,<br>P120, P130, P140 to<br>P145   | 60          | mA   |
|                               |                             |                             | P05, P06, P10 to P17,<br>P30 to P33, P50 to P57,<br>P60 to P67, P70 to P77   | 140         | mA   |
|                               |                             | Per pin                     | P20 to P27   | 1           | mA   |
|                               |                             | Total of all pins           |  | 5           | mA   |
|                               |                             | Per pin                     | P121 to P124   | 4           | mA   |
|                               |                             | Total of all pins           |  | 10          | mA   |
| Operating ambient temperature | TA                          |                             |  | -40 to +125 | °C   |
| Storage temperature           | Tstg                        |                             |  | -65 to +150 | °C   |

## Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (2/2)

- Cautions 1. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
  - 2. The value of the current that can be run per pin must satisfy the value of the current per pin and the total value of the currents of all pins.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



# Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

#### DC Characteristics (1/4)

| Parameter                              | Symbol | Conditions  |                                       | MIN. | TYP. | MAX.         | Unit     |
|--|--------|---|---------------------------------------|------|------|--------------|----------|
| Output current, high <sup>Note 1</sup> | Іон1   | Per pin for P00 to P06, P10 to<br>P17, P30 to P33, P40 to P47,<br>P50 to P57, P64 to P67, P70 to<br>P77, P120, P130, P140 to P145 |                                       |      |      | -1.5<br>-1.0 | mA<br>mA |
|  |        | Total of P00 to P04, P40 to P47,  | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ |      |      | -6.0         | mA       |
|  |        | P120, P130, P140 to P145  | $2.7~V \leq V_{\text{DD}} < 4.0~V$    |      |      | -4.0         | mA       |
|  |        | Total of P05, P06, P10 to P17,  | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ |      |      | -10.0        | mA       |
|  |        | P30 to P33, P50 to P57, P64 to P67, P70 to P77 <sup>Note 3</sup>  | $2.7~V \leq V_{\text{DD}} < 4.0~V$    |      |      | -8.0         | mA       |
|  |        | Total of all the pins above <sup>Note 3</sup>   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ |      |      | -14.0        | mA       |
|  |        |   | $2.7~V \leq V_{\text{DD}} < 4.0~V$    |      |      | -12.0        | mA       |
|  | Іон2   | Per pin for P20 to P27  | AVREF = VDD                           |      |      | -0.1         | mA       |
|  |        | Per pin for P121 to P124  |                                       |      |      | -0.1         | mA       |
| Output current, low <sup>Note 2</sup>  | IOL1   | Per pin for P00 to P06, P10 to  | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ |      |      | 4.0          | mA       |
|  |        | P17, P30 to P33, P40 to P47,<br>P50 to P57, P64 to P67, P70 to<br>P77, P120, P130, P140 to P145                                   | $2.7~V \leq V_{\text{DD}} < 4.0~V$    |      |      | 2.0          | mA       |
|  |        | Per pin for P60 to P63  | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ |      |      | 8.0          | mA       |
|  |        |   | $2.7~V \leq V_{\text{DD}} < 4.0~V$    |      |      | 2.0          | mA       |
|  |        | Total of P00 to P04, P40 to P47,  | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ |      |      | 10.0         | mA       |
|  |        | P120, P130, P140 to P145 <sup>Note 3</sup>  | $2.7~V \leq V_{\text{DD}} < 4.0~V$    |      |      | 8.0          | mA       |
|  |        | Total of P05, P06, P10 to P17,  | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ |      |      | 20.0         | mA       |
|  |        | P30 to P33, P50 to P57, P60 to P67, P70 to P77 <sup>Note 3</sup>  | $2.7~V \leq V_{\text{DD}} < 4.0~V$    |      |      | 16.0         | mA       |
|  |        | Total of all the pins above <sup>Note 3</sup>   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$ |      |      | 30.0         | mA       |
|  |        |   | $2.7~V \leq V_{\text{DD}} < 4.0~V$    |      |      | 24.0         | mA       |
|  | IOL2   | Per pin for P20 to P27  | AVREF = VDD                           |      |      | 0.4          | mA       |
|  |        | Per pin for P121 to P124  |                                       |      |      | 0.4          | mA       |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from  $V_{DD}$  to an output pin.

2. Value of current at which the device operation is guaranteed even if the current flows from an output pin to GND.

- **3.** Specification under conditions where the duty factor is 70% (time for which current is output is  $0.7 \times t$  and time for which current is not output is  $0.3 \times t$ , where t is a specific time). The total output current of the pins at a duty factor of other than 70% can be calculated by the following expression.
  - Where the duty factor of IoH is n%: Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$ <Example> Where the duty factor is 50%, IoH = -10.0 mA

Total output current of pins =  $(-10.0 \times 0.7)/(50 \times 0.01) = -14.0$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



Caution The pins mounted depend on the product. Refer to Caution at the beginning of this chapter.

#### **AC Characteristics**

# (1) Basic operation (1/2)

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{REF} \le \text{V}_{DD}, \text{V}_{SS} = \text{EV}_{SS} = \text{AV}_{SS} = 0 \text{ V})$ 

| Parameter                         | Symbol          |                                    | Conditions  | 6   | MIN.                  | TYP. | MAX. | Unit |
|-----------------------------------|-----------------|------------------------------------|---|---|-----------------------|------|------|------|
| Instruction cycle (minimum        | Тсч             | Main                               | Conventional-   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     | 0.1                   |      | 32   | μS   |
| instruction execution time)       |                 | system<br>clock (fxp)<br>operation | specification<br>Products<br>(µPD78F05xx<br>(A2))               | $2.7~V \leq V_{\text{DD}} < 4.0~V$                        | 0.2                   |      | 32   | μs   |
|                                   |                 |                                    | Expanded-<br>specification<br>Products<br>(µPD78F05xxA<br>(A2)) | $2.7~V \le V_{DD} \le 5.5~V$                              | 0.1                   |      | 32   | μs   |
|                                   |                 | Subsystem                          | clock (fsuв) opera  | tion <sup>Note 1</sup>                                    | 114                   | 122  | 125  | μS   |
| Peripheral hardware clock         | fprs            | fprs = fxH                         | Conventional-   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     |                       |      | 20   | MHz  |
| frequency                         |                 | (XSEL =<br>1)                      | specification<br>Products<br>(µPD78F05xx<br>(A2))               | $2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$ |                       |      | 10   | MHz  |
|                                   |                 |                                    | Expanded-   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     |                       |      | 20   | MHz  |
|                                   |                 |                                    | specification<br>Products<br>(µPD78F05xxA<br>(A2))              | $2.7~V \leq V_{\text{DD}} < 4.0~V$ Note 2                 |                       |      | 20   | MHz  |
|                                   |                 | fprs = frн<br>(XSEL = 0)           |   | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$                     | 7.6                   |      | 8.4  | MHz  |
| External main system clock        | <b>f</b> exclk  | Conventior                         | nal-specification   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     | 1.0 <sup>Note 3</sup> |      | 20.0 | MHz  |
| frequency                         |                 | ·<br>Products<br>(μPD78F05xx(A2))  |   | $2.7~V \leq V_{\text{DD}} < 4.0~V$                        | 1.0 <sup>Note 3</sup> |      | 10.0 | MHz  |
|                                   |                 | Expanded-<br>Products<br>(µPD78F05 | specification<br>5xxA(A2))                                      | $2.7~V \leq V_{DD} \leq 5.5~V$                            | 1.0 <sup>Note 3</sup> |      | 20.0 | MHz  |
| External main system clock input  | texclкн,        | Conventior                         | nal-specification   | $4.0~V \leq V_{\text{DD}} \leq 5.5~V$                     | 24                    |      |      | ns   |
| high-level width, low-level width | <b>t</b> exclkl | Products<br>(µPD78F0               | 5xx(A2))  | $2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$ | 48                    |      |      | ns   |
|                                   |                 | Expanded-<br>Products<br>(µPD78F05 | specification<br>5xxA(A2))                                      | $2.7~V \leq V_{\text{DD}} \leq 5.5~V$                     | 24                    |      |      | ns   |

**Notes 1.** The 78K0/KB2 is not provided with a subsystem clock.

- 2. Characteristics of the main system clock frequency. Set the division clock to be set by a peripheral function to  $f_{XH/2}$  (10 MHz) or less. The multiplier/divider, however, can operate on  $f_{XH}$  (20 MHz).
- 3. 2.0 MHz (MIN.) when using UART6 during on-board programming.



Figure B-10. For 64-Pin GK Package

Exchange adapter area: Components up to 17.45 mm in height can be mounted<sup>Note</sup>
 Emulation probe tip area: Components up to 24.45 mm in height can be mounted<sup>Note</sup>

Note Height can be adjusted by using space adapters (each adds 2.4 mm)





Exchange adapter area: Components up to 17.45 mm in height can be mounted<sup>Note</sup>
 Emulation probe tip area: Components up to 24.45 mm in height can be mounted<sup>Note</sup>

Note Height can be adjusted by using space adapters (each adds 2.4 mm)

