



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	-
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e6116fsc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Revision History**

Each instance in the following revision history table reflects a change to this document from its previous version. For more details, refer to the corresponding pages or appropriate links provided in the table.

	Revision		
Date	Level	Description	Page
Feb 2012	04	Globally updated for style and content.	All
Oct 2008	03	Updated pin descriptions.	<u>11</u>
May 2008	02	Added LQFP pin diagram (Standard and Programming modes); replaced 44-pin QFP with 44-pin LQFP for CR #10886.	<u>7, 8</u>
Nov 2001	01	Original issue.	All

PS014404-0212 Revision History

## **Table of Contents**

Revision Historyiii
List of Figures
List of Tables
Overview
Features
Pin Functions
Pin Signals
Pin Descriptions
Address Space
Program Memory
Data Memory
Register File
Stack
Functional Description
Counter/Timers
Interrupts
Clock
Programming
Z86E61/Z86E63 User Modes
Z86E63 Signal Description for EPROM Program/Read
Absolute Maximum Ratings
Standard Test Conditions
DC Characteristics
Supply Current
Standby Current
AC Characteristics
Control Registers
Z8 Instruction Set
Instruction Formats
Instruction Summary
Op Code Map
Packaging
Ordering Information
Part Number Suffix Designations

PS014404-0212 Table of Contents

# Z86E61/Z86E63 Microcontrollers Product Specification

PS014404-0212 List of Figures

Figure 3 shows the pin-outs for the 40-pin PDIP EPROM Programming Mode package; Table 26 describes each pin.




Figure 3. Z86E61/Z86E63 PDIP Pin Diagram, EPROM Programming Mode

Table 26. Z86E61/Z86E63 PDIP Pin Description, EPROM Programming Mode

Pin Signal	Description	I/O
XTAL2	Crystal Oscillator Clock	Output
XTAL1	Crystal Oscillator Clock	Input
CE	Chip Enable	Input
RESET	Reset	Input
EPM	EPROM Programming Mode	Input
A0-A14	15-bit Address Bus	Input
D7-D0	8-bit Data Bus	Input/Output
V <sub>PP</sub>	Programming Voltage	Input
PGM	Programming Mode	Input
ŌE	Output Enable	Input
NC	Not Connected	Input
GND	Ground	Input
V <sub>CC</sub>	Power Supply	Input

### **Pin Descriptions**

This section describes the major Z86E61/Z86E63 MCU pin signals and ports.

### **ROMIess (Input, Active Low)**

Connecting this pin to GND disables the internal ROM and forces the device to function as a Z86C91 ROMless Z8 (see the Z86C91 product specification for more information). When pulled High to  $V_{CC}$ , the device functions as a normal Z86E61/Z86E63 EPROM version. This pin is only available on the 44-pin versions of the Z86E61/Z86E63 MCU.

### **DS (Output, Active Low)**

Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of DS. For WRITE operations, the falling edge of DS indicates that output data is valid.

### **AS (Output, Active Low)**

Address Strobe is pulsed once at the beginning of each machine cycle. Address output is through Port 1 for all external programs. Memory address transfers are valid at the trailing edge of AS. Under program control, AS can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

#### XTAL2, XTAL1

Crystal 2, Crystal 1 (time-based input and output, respectively). These pins connect a parallel-resonant crystal, ceramic resonator, LC, or any external single-phase clock to the on-chip oscillator and buffer.

#### R/W (Output, Write Low)

The Read/Write signal is Low when the MCU is writing to the external program or data memory.

#### **RESET (Input, Active Low)**

To avoid asynchronous and noisy reset problems, the Z86E61/Z86E63 MCU is equipped with a reset filter of four external clocks (4TpC). If the external RESET signal is less than 4TpC in duration, no reset occurs.

On the fifth clock after the RESET is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external RESET, whichever is longer. During the reset cycle, DS is held active Low while AS cycles at a rate of TpC/2. When RESET is deactivated, program execution begins at location 000Ch. Power-up reset time must be held low for 50 ms, or until  $V_{CC}$  is stable, whichever is longer.

12

### Port 0 (P07-P00)

Port 0 is an 8-bit, nibble programmable, bidirectional, TTL compatible port. These eight I/O lines can be configured under software control as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3, lines P32 and P35 are used as the handshake control DAVO and RDYO (Data Available and Ready). Handshake signal assignment is dictated by the I/O direction of the upper nibble P07–P04. The lower nibble must have the same direction as the upper nibble to be under handshake control.

For external memory references, Port 0 can provide address bits A11–A8 (lower nibble) or A15–A8 (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode Register.

In ROMless Mode, after a hardware reset, the Port 0 lines are defined as address lines A15–A8, and extended timing is set to accommodate slow memory access. The initialization routine can include reconfiguration to eliminate this extended timing mode; see Figure 8.




Figure 8. Port 0 Configuration

### Port 1 (P17-P10)

Port 1 is an 8-bit, byte programmable, bidirectional, TTL compatible port. It has multiplexed Address (A7–A0) and Data (D7–D0) ports. For the Z86E61/Z86E63 MCU, these eight I/O lines can be programmed as input or output lines or are configured under software control as an address/data port for interfacing external memory. When used as an I/O port, Port 1 can be placed under handshake control. In this configuration, Port 3 lines, P33 and P34, are used as the handshake controls RDY1 and DAV1.

Memory locations greater than 16384 (Z86E61) or 32768 (Z86E63) are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multi-

### Port 3 (P37-P30)

Port 3 is an 8-bit, CMOS compatible four-fixed input and four-fixed output port. These eight I/O lines have four-fixed (P33–P30) input and four-fixed (P37–P34) output ports. Port 3, when used as serial I/O, is programmed as serial in and serial out, respectively; see Figure 11.




Figure 11. Port 3 Configuration

Port 3 is configured under software control to provide the following control functions: handshake for Ports 0 and 2 (DAV and RDY); four external interrupt request signals (IRQ3–IRQ0); timer input and output signals ( $\overline{T_{IN}}$  and  $\overline{T_{OUT}}$ ) Data Memory Select ( $\overline{DM}$ ) and EPROM control signals (P30 =  $\overline{CE}$ , P31 =  $\overline{OE}$ , P32 = EPM and P33 =  $\overline{V_{PP}}$ ).

Table 31 lists the pin assignments for Port 3.

Table 31. Port 3 Pin Assignments\*

Pin	I/O	CTCI	Interrupt	P0 HS	P1 HS	P2 HS	UART	Ext	EPROM
P30	In	T <sub>IN</sub>	IRQ3				Serial In		CE
P31	In	T <sub>IN</sub>	IRQ2			D/R			ŌE
P32	In	T <sub>IN</sub>	IRQ0	D/R					EPM
P33	In	T <sub>IN</sub>	IRQ1		D/R				V <sub>PP</sub>
P34	Out	T <sub>OUT</sub>			R/D			DM	
P35	Out	T <sub>OUT</sub>		R/D					
P36	Out	T <sub>OUT</sub>				R/D			
P37	Out	T <sub>OUT</sub>					Serial Out		
T0			IRQ4						
T1			IRQ5						
Note:	*HS = Handsl	nake Signa	ls; D = Data A	vailable; R	= Ready.				

### **Address Space**

This section describes the memory and addressing functions of the Z86E61/Z86E63 MCU.

### **Program Memory**

The Z86E61/Z86E63 MCU can address 48KB (Z86E61) or 32KB (Z86E63) of external program memory; see Figure 13. The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM Mode, byte 13 to byte 16383 (Z86E61) or 32767 (Z86E63) consists of on-chip EPROM. At addresses 16384 (Z86E61) or 32768 (Z86E63) and above, the Z86E61/Z86E63 MCU executes external program memory fetches. In ROMless Mode, the Z86E61/Z86E63 MCU can address up to 64KB of program memory. Program execution begins at external location 000C (HEX) after a reset.




Figure 13. Program Memory Configuration

### **Register File**

The register file consists of four I/0 port registers, 236 general-purpose registers, and 16 control and status registers, as shown in Figure 15. The instructions can access registers directly or indirectly through an 8-bit address field. The Z86E61/Z86E63 MCU also allows short 4-bit register addressing using the Register Pointer, which is shown in Figure 16. In 4-bit mode, the Register File is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

LOCATION		IDENTIFIERS
R255	Stack Pointer (Bits 7–0)	SPL
R254	Stack Pointer (Bits 15–8)	SPH
R253	Register Pointer	RP
R252	Program Control Flags	FLAGS
R251	Interrupt Mask Register	IMR
R250	Interrupt Request Register	IRQ
R249	Interrupt Priority Register	IPR
R248	Port 0–1 Mode	P01M
R247	Port 3 Mode	РЗМ
R246	Port 2 Mode	P2M
R245	T0 Prescaler	PRE0
R244	Timer/Counter0	ТО
R243	T1 Prescaler	PRE1
R242	Timer/Counter1	T1
R241	Timer Mode	TMR
R240	Serial I/O	SIO
R239		
	General Purpose Registers	
R4		  -
R3	Port 3	P3
R2	Port 2	P2
R1	Port 1	P1
RO	Port 0	P0
		=

Figure 15. Register File




Figure 18. Interrupt Block Diagram

For the ROMless Mode, when the device samples a valid interrupt request, the next 48 (external) clock cycles are used to prioritize the interrupt, and push the two PC bytes and the Flag Register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the internal sample point, which corresponds to the 63rd TpC cycle following the external interrupt sample point.

### Clock

The Z86E61/Z86E63 MCU's on-chip oscillator features a high gain, parallel resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 1 MHz to 20 MHz max; series resistance (RS) is less than or equal to 100 Ohms. The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (10 pF < CL < 100 pF) from each pin to ground; see Figure 19.

**Table 33. Timing of Programming Waveforms (Continued)** 

Parameters	Name	Min	Max	Unit
7	Data Hold Time	2		μs
8	OE Setup Time	2		μs
9	Data Access Time		200	ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width	2.85		ms
12	EPM Setup Time	2		μs
13	PGM Setup Time	2		μs
14	Address to OE Setup Time	2		μs
15	Option Program Pulse Width	78		ms

### **User MODE 1: EPROM Read**

The Z86E61/Z86E63 EPROM read cycle is provided so that the user may read the Z86E61/Z86E63 MCU as a standard 27128 (Z86E61) or 27256 (Z86E63) EPROM. This is accomplished by driving the EPM pin (P32) to  $V_{\rm H}$  and activating CE and OE. PGM remains inactive. This mode is not valid after execution of an EPROM protect cycle.

Timing for the EPROM read cycle is shown in Figure 20.




Figure 20. EPROM Read Timing

### **User MODE 2: EPROM Program**

The Z86E61/Z86E63 MCU's Program function conforms to the Intelligent programming algorithm. The device is programmed with  $V_{CC}$ , at 6.0V and  $V_{PP} = 12.5$  V. Programming pulses are applied in 1 ms increments to a maximum of 25 pulses before proper verification. After verification, a programming pulse of three times the duration of the cycles necessary to program the device is issued to ensure proper programming. After all addresses are programmed, a final data comparison is executed and the programming cycle is complete. Timing for the Z86E61/Z86E63 MCU programming cycle is shown in Figure 21.




Figure 21. EPROM Program and Verify Timing

### **User Mode 3: PROM Verify**

The Program Verify cycle is used as part of the intelligent programming algorithm to insure data integrity under worst-case conditions. It differs from the EPROM Read cycle in that  $V_{PP}$  is active and  $V_{CC}$  must be driven to 6.0 V. Timing is shown in Figure 21.

#### **User Modes 4 and 5: EPROM and RAM Protect**

To extend program security, EPROM and RAM protect cycles are provided for the Z86E61/Z86E63 MCU. Execution of the EPROM protect cycle prohibits proper execution of the EPROM Read, EPROM Verify, and EPROM programming cycles. Execution of the RAM protect cycle disables accesses to the upper 128 bytes of register memory (excluding

## **Standby Current**

Figure 26 shows the typical standby current values (in milliamps), for the Z86E61/Z86E63 MCU as a function of frequency (in megahertz).




Figure 26. Typical  $I_{\text{CC1}}$  vs. Frequency

Additional timing characteristics are shown in Figure 30 and described in Table 39.




Figure 30. Additional Timing

**Table 39. Additional Timing** 

			7					
			16MHz <sup>1</sup>			20MHz		-
No.	Symbol	Parameter	Min	Max	Min	Max	Units	Notes
1	ТрС	Input Clock Period	62.5	1000	50	1000	ns	1
2	TrC,TfC	Clock Input Rise & Fall Times		10		15	ns	1
3	TwC	Input Clock Width	21		37		ns	1
4	TwT <sub>IN</sub> L	Timer Input Low Width	50		75		ns	2
5	TwT <sub>IN</sub> H	Timer Input High Width	5TpC		5TpC			2
6	TpT <sub>IN</sub>	Timer Input Period	8ТрС		8ТрС			2
7	TrT <sub>IN</sub> ,TfT <sub>IN</sub>	Timer Input Rise & Fall times	100		100		ns	2

#### Notes:

- 1. Clock timing references use 3.8V for a logic 1 and 0.8V for a logic 0.
- 2. Timing references use 2.0V for a logic 1 and 0.8V for a logic 0.
- 3. Interrupt request through Port 3 (P33–P31).
- 4. Interrupt request through Port 30.
- 5. Interrupt references request through Port 3.





Figure 39. Port 0 and 1 Mode Register (F8H: Write Only)

### **Instruction Formats**

Figure 47 shows the one-, two- and three-byte formats used in the Z8 instruction set.



#### **One-Byte Instructions**



**Two-Byte Instructions** 

**Three-Byte Instructions** 

Figure 47. Instruction Formats

**Table 45. Instruction Summary (Continued)** 

	Addres	s Mode	Op Code Byte		FI	ags A	Affect	ed	
Instruction and Operation	dst src		(Hex)	С	Z	S	٧	D	Н
DJNZ r, dst	RA		rA	_	_	_	_	_	_
$r \leftarrow r - 1$			r = 0 - F						
if r ≠ 0									
PC ← PC + dst									
Range: +127, -128									
El			BF	*	*	*	*	*	*
IRM(7) ← 1									
HALT			7F	_	-	_	_	_	_
INC dst	r		rE	_	*	*	*	_	_
dst ← dst + 1			r = 0 - F						
	R		20						
	IR		21						
INCW dst	RR		A0	_	*	*	*	_	_
dst ← dst + 1	IR		A1						
IRET			BF	*	*	*	*	*	*
$FLAGS \leftarrow @SP;$									
SP ← SP + 1									
$PC \leftarrow @SP;$									
$SP \leftarrow SP + 2;$									
IMR(7) ← 1									
JP cc, dst	DA		cD	_	_	_	_	_	_
if cc is true,			c = 0 - F						
PC ← dst	IRR		30						
JR cc, dst	RA		сВ	_	-	-	-	_	_
if cc is true,			c = 0 - F						
PC ← PC + dst									
Range: +127, -128									

Note: These instructions have an identical set of addressing modes, which are encoded for brevity. The first Op Code nibble is found in this instruction set table. The second nibble is expressed symbolically by a '[]' in this table, and its value is found on the left of the applicable addressing mode pair in the Op Code Map in Figure 48.

For example, the op code of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

### **Op Code Map**

Figure 48 shows a map of the Z86E61/Z86E63 MCU's operational codes.

#### Lower Nibble (Hex) 2 3 5 6 Α В С D Е F 0 4 10.5 ADD R1, 1M 6.6 DEC R1 6.5 DEC IR1 6.5 ADD r1, r2 6.5 LD r2, R1 6.5 LD 8.5 ADD r1, Ir2 6.5 LD 6.5 INC ADD IR2, R1 ADD R2,R1 ADD R1, 1M DJNZ r1, RA JA cc, RA cc, DA 10.5 10.5 10.5 RLC IR1 ADC r1, r2 ADC r1, Ir2 ADC R2, R ADC IR2, R1 ADC R1, 1M ADC R1, 1M 6.6 WC IR1 6.5 INC R1 SUB r1, r2 SUB r1, Ir2 2 SUB R2, R SUB IR2, R1 SUB R2, 1M BUB IR1, 1M 6.5 JP IRR1 6.1 SRP 1M 6.5 6.5 OR r1, Ir2 10.5 SBC IR2, R1 10.5 SBC R1, 1M 3 SBC r1, r2 10.5 OR R2, R1 10.5 OR 8.5 DA IR1 8.5 DA R1 6.5 OR 6.5 OR OR R1, 1M r1, Ir2 IR2. R1 10 5 10.5 AND r1, Ir2 POP R1 POP IR1 AND r1, r2 AND R2, R AND IR2, R1 AND R1, 1M TCM IR1, 1M 6.5 COM IR1 6.5 TCM r1, r2 10.5 10.5 TCM R1, 1M 6.5 COM 6.5 TCM 6.0 STOP Upper Nibble (Hex) TCM TCM TCM r1, Ir2 R2, R1 IR2. R1 IR1, 1M 6.5 TM r1, r2 10.5 TM R2, R1 10.5 TM IR2, R1 10.5 TM R1, 1M 10.5 TM IR1, 1M PUSH IR2 r1, Ir2 10.5 DECW IR1 18.0 LDEI 10.5 DECW 12.0 LDE 6.1 DI r1, Irr2 6.5 RL IR1 18.0 LDEI r1, Irr2 RL R1 LDE r1, Irr2 10.5 CP IR2, R1 6.5 CP r1, r2 6.5 CP r1, Ir2 10.5 CP IR1, 1M INCW IR1 14.0 RET CP R2, R1 Α INCW RR1 CP R1, 1M 6.5 XOR r1, r2 6.5 XOR r1, Ir2 10.5 XOR R2, R1 6.5 CLR IR1 XOR IR1, 1M В 18.0 LDC Ir1, Irr2 6.5 RRC IR1 12.0 LDC 6.5 RRC R1 10.5 LD r1, x, R2 6.5 RCF С 6.5 SRA IR1 12.0 LDC r1, Irr2 18.0 LDCI Ir1, Irr2 20.0 CALL\* IRR1 10.5 D SRA R1 CALL LD 42, x, R1 10.5 LD 10.5 LD 10.5 LD IR1, 1M 6.5 RR R1 6.5 RR IR1 6.5 LD 6.5 CCF Е R2, R1 IR2. R1 R1, 1M r1, IR2 8.5 SWAP IR1 6.5 LD lr1, r2 6.0 NOP 2 3 3 2 Bytes per instruction Legend: R = 8-bit address Lower Op Code r = 4-bit address R1 or r1 = dst address Nibble Execution Cycles R2 or r2 = src address Pipeline Cycles Op code, first operand, second operand Upper 10.5 CP R1, R2 Op Code Mnemonic Note: \*The 2-byte instruction appears as a 3-byte instruction; blank . Nibble areas are not defined. First / Operand Second Operand

Figure 48. Op Code Map