



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16FX
Core Size	16-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, UART/USART
Peripherals	DMA, LCD, LVD, LVR, POR, PWM, WDT
Number of I/O	76
Program Memory Size	160KB (160K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb96f395rsapmc-gse2">https://www.e-xfl.com/product-detail/infineon-technologies/mb96f395rsapmc-gse2</a>

## ■ PRODUCT LINEUP

Features		MB96V300B	MB9639x
Product type		Evaluation sample	Flash product: MB96F39x Mask ROM product: MB9639x
Product options			
YS		NA	LVD persistently on / Single clock devices
RS			LVD can be disabled / Single clock devices
YW			LVD persistently on / Dual clock devices
RW			LVD can be disabled / Dual clock devices
Flash/ROM	RAM		
160kB	5kB	ROM/Flash memory emulation by external RAM, 92kB internal RAM	MB96F395Y*1, MB96F395R*1,
Package		BGA416	FPT-100P-M20
DMA		16 channels	0 channels
USART		10 channels	3 channels
I2C		2 channels	1 channel
A/D Converter		40 channels	11 channels
A/D Converter Reference Voltage switch		yes	No
16-bit Reload Timer		6 channels + 1 channel (for PPG)	4 channels + 1 channel (for PPG)
16-bit Free-Running Timer		4 channels	2 channels
16-bit Output Compare		12 channels	4 channels
16-bit Input Capture		12 channels	4 channels
16-bit Programmable Pulse Generator		20 channels	4 channels
CAN Interface		5 channels	1 channels
Stepping Motor Controller		6 channels	4 channels
External Interrupts		16 channels	8 channels
Non-Maskable Interrupt		1 channel	
Sound generator		2 channels	1 channels
LCD Controller		4 COM x 72 SEG	4 COM x 49 SEG

## PIN FUNCTION DESCRIPTION

### Pin Function description (1 / 2)

Pin name	Feature	Description
ADTG	ADC	A/D converter trigger input
ALARMn	Alarm comparator	Alarm Comparator n input
ANn	ADC	A/D converter channel n input
AV <sub>cc</sub>	Supply	Analog circuits power supply
AVRH	ADC	A/D converter high reference voltage input
AV <sub>ss</sub>	Supply	Analog circuits power supply
C	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock output function	Clock Output function n output
CKOTn_R	Clock output function	Relocated Clock Output function n output
CKOTXn	Clock output function	Clock Output function n inverted output
CKOTXn_R	Clock output function	Relocated Clock Output function n inverted output
COMn	LCD	LCD COM pins
DV <sub>cc</sub>	Supply	SMC pins power supply
FRCKn	Free Running Timer	Free Running Timer n input
FRCKn_R	Free Running Timer	Relocated Free Running Timer n input
INn	ICU	Input Capture Unit n input
INn_R	ICU	Relocated Input Capture Unit n input
INTn	External Interrupt	External Interrupt n input
INTn_R	External Interrupt	Relocated External Interrupt n input
MDn	Core	Input pins for specifying the operating mode.
NMI	External Interrupt	Non-Maskable Interrupt input
OUTn	OCU	Output Compare Unit n waveform output
OUTn_R	OCU	Relocated Output Compare Unit n waveform output
Pxx_n	GPIO	General purpose IO
PPGn	PPG	Programmable Pulse Generator n output
PPGn_R	PPG	Relocated Programmable Pulse Generator n output
PWMn	SMC	SMC PWM high current
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input

## Pin Function description (2 / 2)



Pin name	Feature	Description
SCKn	USART	USART n serial clock input/output
SCLn	I2C	I2C interface n clock I/O input/output
SDAn	I2C	I2C interface n serial data I/O input/output
SEGn	LCD	LCD segment n
SGA	Sound Generator	SG amplitude output
SGO	Sound Generator	SG sound/tone output
SINn	USART	USART n serial data input
SOTn	USART	USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TTGn	PPG	Programmable Pulse Generator n trigger input
TXn	CAN	CAN interface n TX output
Vn	LCD	LCD voltage references
V <sub>CC</sub>	Supply	Power supply
V <sub>SS</sub>	Supply	Power supply
WOT	RTC	Real Timer clock output
X0	Clock	Oscillator input
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")
X1	Clock	Oscillator output
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")


## ■ PIN CIRCUIT TYPE

FPT-100P-M20	
Pin no.	Circuit type
1	Supply
2	F
3 to 10	J
11,12	N
13 to 17	K
18	Supply
19 to 20	G
21	Supply
22 to 24	K
25,26	Supply
27 to 29	K
30 to 34	M
35,36	Supply
37 to 43	M
44,45	Supply
46 to 49	M
50, 51	Supply
52 to 54	C
55, 56	A
57	Supply
58,59	B <sup>1)</sup>
58,59	H <sup>2)</sup>
60	E
61 to 74	J
75 to 76	Supply

<sup>1)</sup> Devices with suffix "W"

<sup>2)</sup> Devices without suffix "W"

Type	Circuit	Remarks
J		<ul style="list-style-type: none"><li>• CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</li><li>• 2 different CMOS hysteresis inputs with input shutdown function</li><li>• Automotive input with input shutdown function</li><li>• TTL input with input shutdown function</li><li>• Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</li><li>• SEG or COM output</li></ul>
K		<ul style="list-style-type: none"><li>• CMOS level output (programmable <math>I_{OL} = 5\text{mA}</math>, <math>I_{OH} = -5\text{mA}</math> and <math>I_{OL} = 2\text{mA}</math>, <math>I_{OH} = -2\text{mA}</math>)</li><li>• 2 different CMOS hysteresis inputs with input shutdown function</li><li>• Automotive input with input shutdown function</li><li>• TTL input with input shutdown function.</li><li>• Programmable pull-up resistor: <math>50\text{k}\Omega</math> approx.</li><li>• Analog input</li><li>• SEG output</li></ul>

Type	Circuit	Remarks
N		<ul style="list-style-type: none"><li>• CMOS level output (<math>I_{OL} = 3\text{mA}</math>, <math>I_{OH} = -3\text{mA}</math>)</li><li>• 2 different CMOS hysteresis inputs with input shutdown function</li><li>• Automotive input with input shutdown function</li><li>• TTL input with input shutdown function</li><li>• Programmable pull-up resistor: 50k<math>\Omega</math> approx.</li></ul>

## ■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD[2:0] = 010, Serial Communication mode)

MB96F39x		
Pin number	USART Number	Normal function
LQFP-100		
8	USART0	SIN0
9		SOT0
10		SCK0
3	USART1	SIN1
4		SOT1
5		SCK1
46	USART2	SIN2
47		SOT2
48		SCK2

Note: If a Flash programmer and its software needs to use a handshaking pin, Fujitsu suggests to the tool vendor to support at least port P00\_1 on pin 88.

If handshaking is used by the tool but P00\_1 is not available in customer's application, Fujitsu suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.



## I/O map MB96F39x (18 / 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004C9H	I/O Port P13 - External Pin State Register	EPSR13		R
0004CAH- 0004CFH	Reserved			-
0004D0H	ADC analog input enable register 0	ADER0		RW
0004D1H	ADC analog input enable register 1	ADER1		RW
0004D2H	ADC analog input enable register 2	ADER2		RW
0004D3H	ADC analog input enable register 3	ADER3		RW
0004D4H	ADC analog input enable register 4	ADER4		RW
0004D5H	Reserved			-
0004D6H	Peripheral Resource Relocation Register 0	PRRR0		RW
0004D7H	Peripheral Resource Relocation Register 1	PRRR1		RW
0004D8H	Peripheral Resource Relocation Register 2	PRRR2		RW
0004D9H	Peripheral Resource Relocation Register 3	PRRR3		RW
0004DAH	Peripheral Resource Relocation Register 4	PRRR4		RW
0004DBH	Peripheral Resource Relocation Register 5	PRRR5		RW
0004DCH	Peripheral Resource Relocation Register 6	PRRR6		RW
0004DDH	Peripheral Resource Relocation Register 7	PRRR7		RW
0004DEH	Peripheral Resource Relocation Register 8	PRRR8		RW
0004DFH	Peripheral Resource Relocation Register 9	PRRR9		RW
0004E0H	RTC - Sub Second Register L	WTBRL0	WTBR0	RW
0004E1H	RTC - Sub Second Register M	WTBRH0		RW
0004E2H	RTC - Sub-Second Register H	WTBR1		RW
0004E3H	RTC - Second Register	WTSR		RW
0004E4H	RTC - Minutes	WTMR		RW
0004E5H	RTC - Hour	WTHR		RW
0004E6H	RTC - Timer Control Extended Register	WTCER		RW
0004E7H	RTC - Clock select register	WTCKSR		RW
0004E8H	RTC - Timer Control Register Low	WTCRL	WTCR	RW
0004E9H	RTC - Timer Control Register High	WTCRH		RW
0004EAH	CAL - Calibration unit Control register	CUCR		RW

## ■ INTERRUPT VECTOR TABLE

Interrupt vector table MB96(F)39x (1 / 3)

Vector number	Offset in vector table	Vector name	Index in ICR to program	Description
0	3FC	CALLV0	-	
1	3F8	CALLV1	-	
2	3F4	CALLV2	-	
3	3F0	CALLV3	-	
4	3EC	CALLV4	-	
5	3E8	CALLV5	-	
6	3E4	CALLV6	-	
7	3E0	CALLV7	-	
8	3DC	RESET	-	
9	3D8	INT9	-	
10	3D4	EXCEPTION	-	
11	3D0	NMI	-	Non-Maskable Interrupt
12	3CC	DLY	12	Delayed Interrupt
13	3C8	RC_TIMER	13	RC Timer
14	3C4	MC_TIMER	14	Main Clock Timer
15	3C0	SC_TIMER	15	Sub Clock Timer
16	3BC			Reserved
17	3B8	EXTINT0	17	External Interrupt 0
18	3B4	EXTINT1	18	External Interrupt 1
19	3B0	EXTINT2	19	External Interrupt 2
20	3AC	EXTINT3	20	External Interrupt 3
21	3A8	EXTINT4	21	External Interrupt 4
22	3A4	EXTINT5	22	External Interrupt 5
23	3A0	EXTINT6	23	External Interrupt 6
24	39C	EXTINT7	24	External Interrupt 7
25	398	CAN0	25	CAN Controller 0
26	394			Reserved
27	390	PPG0	27	Programmable Pulse Generator 0
28	38C	PPG1	28	Programmable Pulse Generator 1
29	388	PPG2	29	Programmable Pulse Generator 2
30	384	PPG3	30	Programmable Pulse Generator 3
31	380			Reserved
32	37C			Reserved

## ■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins ( $V_{CC}/V_{SS}$ )
- Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- Stabilization of power supply voltage
- SMC power supply pins

### 1. Latch-up prevention

- CMOS IC chips may suffer latch-up under the following conditions:
  - A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
  - A voltage higher than the rated voltage is applied between  $V_{CC}$  and  $V_{SS}$ .
  - The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.
- Latch-up may increase the power supply current dramatically, causing thermal damages to the device.
- For the same reason, extra care is required to not let the analog power-supply voltage ( $AV_{CC}$ ,  $AV_{RH}$ ) exceed the digital power-supply voltage.

### 2. Unused pins handling


- Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register  $PIER = 0$ ).
- Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latch-up, those resistors should be more than 2 k $\Omega$ .
- Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

### 3. External clock usage

- The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:


#### 1. Single phase external clock

- When using a single phase external clock, X0 pin must be driven and X1 pin left open.



#### 2. Opposite phase external clock

- When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



#### 4. Unused sub clock signal

- If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

#### 5. Notes on PLL clock mode operation

- If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

#### 6. Power supply pins ( $V_{CC}/V_{SS}$ )

- It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.
- $V_{CC}$  and  $V_{SS}$  must be connected to the device from the power supply with lowest possible impedance.
- As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1  $\mu\text{F}$  between  $V_{CC}$  and  $V_{SS}$  as close as possible to  $V_{CC}$  and  $V_{SS}$  pins.

#### 7. Crystal oscillator circuit

- Noise at X0 or X1 pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.
- It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with a ground area for stabilizing the operation.
- It is highly recommended to evaluate the quartz/MCU system at the quartz manufacturer.

#### 8. Turn on sequence of power supply to A/D converter and analog inputs

- It is required to turn the A/D converter power supply ( $AV_{CC}$ ,  $AV_{RH}$ ,  $AV_{RL}$ ) and analog inputs ( $AN_n$ ) on after turning the digital power supply ( $V_{CC}$ ) on.
- It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed  $AV_{RH}$  or  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable).

#### 9. Pin handling when not using the A/D converter

- It is required to connect the unused pins of the A/D converter as  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AV_{RH} = AV_{RL} = V_{SS}$ .

#### 10. Notes on energization

- To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50 $\mu\text{s}$  from 0.2 V to 2.7 V.

## 11. Stabilization of power supply voltage

- If the power supply voltage varies acutely even within the operation safety range of the V<sub>CC</sub> power supply voltage, a malfunction may occur. The V<sub>CC</sub> power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V<sub>CC</sub> ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard V<sub>CC</sub> power supply voltage and the transient fluctuation rate becomes 0.1V/μs or less in instantaneous fluctuation for power supply switching.

## 12. SMC power supply pins

- All DV<sub>SS</sub> pins must be set to the same level as the V<sub>SS</sub> pins.
- The DV<sub>CC</sub> power supply level can be set independently of the V<sub>CC</sub> power supply level. However note that the SMC I/O pin state is undefined if DV<sub>CC</sub> is powered on and V<sub>CC</sub> is below 3V. To avoid this, we recommend to always power V<sub>CC</sub> before DV<sub>CC</sub>.

PRELIMINARY

## 2. Recommended Conditions

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	$V_{CC}$ , $DV_{CC}$	3.0	-	5.5	V	
Smoothing capacitor at C pin	$C_S$	4.7	-	10	$\mu F$	Use a low inductance capacitor (for example X7R ceramic capacitor)

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the devices electrical characteristics are guaranteed when the device is operated within these ranges.

Semiconductor devices must always be operated within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

( $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = DV_{SS} = 0\text{V}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Output "H" voltage	$V_{OH2}$	Normal and High Current outputs	$4.5\text{V} \leq (D)V_{CC} \leq 5.5\text{V}$ $I_{OH} = -2\text{mA}$	$(D)V_{CC} - 0.5$	-	-	V	Driving strength set to 2mA
			$3.0\text{V} \leq (D)V_{CC} < 4.5\text{V}$ $I_{OH} = -1.6\text{mA}$					
	$V_{OH5}$	Normal and High Current outputs	$4.5\text{V} \leq (D)V_{CC} \leq 5.5\text{V}$ $I_{OH} = -5\text{mA}$	$(D)V_{CC} - 0.5$	-	-	V	Driving strength set to 5mA
			$3.0\text{V} \leq (D)V_{CC} < 4.5\text{V}$ $I_{OH} = -3\text{mA}$					
	$V_{OH30}$	High current outputs	$4.5\text{V} \leq DV_{CC} \leq 5.5\text{V}$ $I_{OH} = -30\text{mA}$	$DV_{CC} - 0.5$	-	-	V	Driving strength set to 30mA
			$3.0\text{V} \leq DV_{CC} < 4.5\text{V}$ $I_{OH} = -20\text{mA}$					
	$V_{OH3}$	I <sup>2</sup> C outputs	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $I_{OH} = -3\text{mA}$	$V_{CC} - 0.5$	-	-	V	
			$3.0\text{V} \leq V_{CC} < 4.5\text{V}$ $I_{OH} = -2\text{mA}$					
Output "L" voltage	$V_{OL2}$	Normal and High Current outputs	$4.5\text{V} \leq (D)V_{CC} \leq 5.5\text{V}$ $I_{OL} = +2\text{mA}$	-	-	0.4	V	Driving strength set to 2mA
			$3.0\text{V} \leq (D)V_{CC} < 4.5\text{V}$ $I_{OL} = +1.6\text{mA}$					
	$V_{OL5}$	Normal and High Current outputs	$4.5\text{V} \leq (D)V_{CC} \leq 5.5\text{V}$ $I_{OL} = +5\text{mA}$	-	-	0.4	V	Driving strength set to 5mA
			$3.0\text{V} \leq (D)V_{CC} < 4.5\text{V}$ $I_{OL} = +3\text{mA}$					
	$V_{OL30}$	High current outputs	$4.5\text{V} \leq DV_{CC} \leq 5.5\text{V}$ $I_{OL} = +30\text{mA}$	-	-	0.5	V	Driving strength set to 30mA
			$3.0\text{V} \leq DV_{CC} < 4.5\text{V}$ $I_{OL} = +20\text{mA}$					
	$V_{OL3}$	I <sup>2</sup> C outputs	$4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$ $I_{OL} = +3\text{mA}$	-	-	0.4	V	
			$3.0\text{V} \leq V_{CC} < 4.5\text{V}$ $I_{OL} = +2\text{mA}$					
Input leak current	$I_{IL}$	Pnn_m	$DV_{CC} = V_{CC} = 5.5\text{V}$ $V_{SS} < V_I < V_{CC}$	-1	-	+1	$\mu\text{A}$	

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = DV_{SS} = 0\text{V}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Total LCD leakage current	$\Sigma I_{ILCD}$	all SEG/COM pins	$V_{CC} = 5.0\text{V}$	-10	0.5	10	$\mu\text{A}$	Maximum leakage current of all LCD pins
Internal LCD divide resistance	$R_{LCD}$	Between V3 and $V_{SS}$		25	35	50	$\text{k}\Omega$	
Pull-up resistance	$R_{UP}$	Pnn_m, RSTX	-	25	50	100	$\text{k}\Omega$	

Note: Input/output voltages of high current ports depend on  $DV_{CC}$ , of other ports on  $V_{CC}$ .

( $T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS} = DV_{SS} = 0\text{V}$ )

Parameter	Symbol	Condition	Value			temp	Remarks
			Typ	Max	Unit		
Power supply current in Run modes*	$I_{CCPLL}$	PLL Run mode with $\text{CLKS1/2} = 48\text{MHz}$ , $\text{CLKB} = \text{CLKP1/2} = 24\text{MHz}$	35	44	$\text{mA}$	$25^{\circ}\text{C}$	CLKRC and CLKSC stopped. Core voltage at 1.9V
			36	47		$125^{\circ}\text{C}$	0 Flash/ROM wait states
		PLL Run mode with $\text{CLKS1/2} = 80\text{MHz}$ , $\text{CLKB} = \text{CLKP1} = 40\text{MHz}$ , $\text{CLKP2} = 20\text{MHz}$	47	60	$\text{mA}$	$25^{\circ}\text{C}$	CLKRC and CLKSC stopped. Core voltage at 1.9V
			48	63		$125^{\circ}\text{C}$	1 Flash/ROM wait state
	$I_{CCMAIN}$	Main Run mode with $\text{CLKS1/2} = \text{CLKB} = \text{CLKP1/2} = 4\text{MHz}$	4.5	5.5	$\text{mA}$	$25^{\circ}\text{C}$	CLKPLL, CLKSC and CLKRC stopped
			5.1	8.5		$125^{\circ}\text{C}$	1 Flash/ROM wait state
	$I_{CCRCH}$	RC Run mode with $\text{CLKS1/2} = \text{CLKB} = \text{CLKP1/2} = 2\text{MHz}$	2.9	4	$\text{mA}$	$25^{\circ}\text{C}$	CLKMC, CLKPLL and CLKSC stopped
			3.5	6.5		$125^{\circ}\text{C}$	1 Flash/ROM wait state



PRELIMINARY

To satisfy the A/D conversion precision standard, the relationship between the external impedance and minimum sampling time must be considered and then either the resistor value and operating frequency must be adjusted or the external impedance must be decreased so that the sampling time ( $T_{\text{samp}}$ ) is longer than the minimum value. Usually, this value is set to  $7\tau$ , where  $\tau = RC$ . If the external input resistance ( $R_{\text{ext}}$ ) connected to the analog input is included, the sampling time is expressed as follows:

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 2.6\text{k}\Omega) \times C \text{ for } 4.5 \leq AV_{\text{cc}} \leq 5.5$$

$$T_{\text{samp}} [\text{min}] = 7 \times (R_{\text{ext}} + 12.1\text{k}\Omega) \times C \text{ for } 3.0 \leq AV_{\text{cc}} \leq 4.5$$

If the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu\text{F}$  to the analog input pin.

- About the error

The accuracy gets worse as  $|AV_{\text{RH}} - AV_{\text{RL}}|$  becomes smaller.

PRELIMINARY

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited    Strategic Business Development Dept.

PRELIMINARY