





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

etails	
oduct Status	Obsolete
re Processor	F ² MC-16FX
re Size	16-Bit
eed	40MHz
inectivity	CANbus, I ² C, LINbus, SCI, UART/USART
ripherals	DMA, LCD, LVD, LVR, POR, PWM, WDT
mber of I/O	76
gram Memory Size	160KB (160K x 8)
gram Memory Type	FLASH
PROM Size	-
M Size	8K x 8
age - Supply (Vcc/Vdd)	3V ~ 5.5V
a Converters	A/D 11x10b
cillator Type	Internal
erating Temperature	-40°C ~ 105°C (TA)
unting Type	Surface Mount
kage / Case	100-LQFP
plier Device Package	100-LQFP (14x14)
chase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f395rsapmc-gse2

■ PRODUCT LINEUP

Features		MB96V300B	MB9639x			
Product type		Evaluation sample	Flash product: MB96F39x Mask ROM product: MB9639x			
Product option	S					
YS			LVD persistently on / Single clock devices			
RS		NIA.	LVD can be disabled / Single clock devices			
YW		NA NA	LVD persistently on / Dual clock devices			
RW			LVD can be disabled / Dual clock devices			
Flash/ROM	RAM					
160kB	5kB	ROM/Flash memory emulation by external RAM, 92kB internal RAM	MB96F395Y*1, MB96F395R*1,			
Package		BGA416	FPT-100P-M20			
DMA		16 channels	0 channels			
USART		10 channels	3 channels			
I2C		2 channels	1 channel			
A/D Converte	r	40 channels	11 channels			
A/D Converter Refe Voltage switch		yes	No			
16-bit Reload Tir	mer	6 channels + 1 channel (for PPG)	4 channels + 1 channel (for PPG)			
16-bit Free-Running	Timer	4 channels	2 channels			
16-bit Output Com	pare	12 channels	4 channels			
16-bit Input Capt	ure	12 channels	4 channels			
16-bit Programmable Generator	oit Programmable Pulse 20 channels		4 channels			
CAN Interface)	5 channels	1 channels			
Stepping Motor Cor	ntroller	6 channels	4 channels			
External Interrup	pts	16 channels	8 channels			
Non-Maskable Inte	errupt		1 channel			
Sound generate	or	2 channels	1 channels			
LCD Controller		4 COM x 72 SEG	4 COM x 49 SEG			

■ PIN FUNCTION DESCRIPTION

Pin Function description (1/2)

Pin name	Feature	Description
ADTG	ADC	A/D converter trigger input
ALARMn	Alarm comparator	Alarm Comparator n input
ANn	ADC	A/D converter channel n input
AVcc	Supply	Analog circuits power supply
AVRH	ADC	A/D converter high reference voltage input
AVss	Supply	Analog circuits power supply
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock output function	Clock Output function n output
CKOTn_R	Clock output function	Relocated Clock Output function n output
CKOTXn	Clock output function	Clock Output function n inverted output
CKOTXn_R	Clock output function	Relocated Clock Output function n inverted output
COMn	LCD	LCD COM pins
DVcc	Supply	SMC pins power supply
FRCKn	Free Running Timer	Free Running Timer n input
FRCKn_R	Free Running Timer	Relocated Free Running Timer n input
INn	ICU	Input Capture Unit n input
INn_R	ICU	Relocated Input Capture Unit n input
INTn	External Interrupt	External Interrupt n input
INTn_R	External Interrupt	Relocated External Interrupt n input
MDn	Core	Input pins for specifying the operating mode.
NMI	External Interrupt	Non-Maskable Interrupt input
OUTn	OCU	Output Compare Unit n waveform output
OUTn_R	OCU	Relocated Output Compare Unit n waveform output
Pxx_n	GPIO	General purpose IO
PPGn	PPG	Programmable Pulse Generator n output
PPGn_R	PPG	Relocated Programmable Pulse Generator n output
PWMn	SMC	SMC PWM high current
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input

2008-4-18

Pin Function description (2/2)

Pin name	Feature	Description
SCKn	USART	USART n serial clock input/output
SCLn	I2C	I2C interface n clock I/O input/output
SDAn	I2C	I2C interface n serial data I/O input/output
SEGn	LCD	LCD segment n
SGA	Sound Generator	SG amplitude output
SGO	Sound Generator	SG sound/tone output
SINn	USART	USART n serial data input
SOTn	USART	USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TTGn	PPG	Programmable Pulse Generator n trigger input
TXn	CAN	CAN interface n TX output
Vn	LCD	LCD voltage references
Vcc	Supply	Power supply
Vss	Supply	Power supply
WOT	RTC	Real Timer clock output
X0	Clock	Oscillator input
X0A	Clock	Subclock Oscillator input (only for devices with suffix "W")
X1	Clock	Oscillator output
X1A	Clock	Subclock Oscillator output (only for devices with suffix "W")


■ PIN CIRCUIT TYPE

	FPT-10	0P-M20
	Pin no.	Circuit type
	1	Supply
	2	F
	3 to 10	J
ı	11,12	N
	13 to 17	K
	18	Supply
	19 to 20	G
	21	Supply
ı	22 to 24	K
	25,26	Supply
ı	27 to 29	K
ı	30 to 34	М
	35,36	Supply
I	37 to 43	М
	44,45	Supply
	46 to 49	М
	50, 51	Supply
	52 to 54	С
	55, 56	Α
I	57	Supply
ı	58,59	B ¹⁾
	58,59	H ²⁾
	60	E
	61 to 74	J
	75 to 76	Supply


¹⁾ Devices with suffix "W"

2008-4-18

²⁾ Devices without suffix "W"



2008-4-18



■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD[2:0] = 010, Serial Communication mode)

MB96F39x							
Pin number	USART Number	Normal function					
LQFP-100	OSAKT Number						
8		SIN0					
9	USART0	SOT0					
10		SCK0					
3		SIN1					
4	USART1	SOT1					
5		SCK1					
46		SIN2					
47	USART2	SOT2					
48		SCK2					

Note: If a Flash programmer and its software needs to use a handshaking pin, Fujitsu suggests to the tool vendor to support at least port P00_1 on pin 88.

If handshaking is used by the tool but P00_1 is not available in customer's application, Fujitsu suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.

I/O map MB96F39x (18 / 28)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
0004C9H	I/O Port P13 - External Pin State Register	EPSR13		R	
0004CAH- 0004CFH	Reserved			-	
0004D0H	ADC analog input enable register 0	ADER0		RW	
0004D1H	ADC analog input enable register 1	ADER1		RW	
0004D2H	ADC analog input enable register 2	ADER2		RW	
0004D3H	ADC analog input enable register 3	ADER3		RW	
0004D4H	ADC analog input enable register 4	ADER4		RW	
0004D5H	Reserved			-	
0004D6H	Peripheral Resource Relocation Register 0	PRRR0		RW	
0004D7H	Peripheral Resource Relocation Register 1	PRRR1		RW	
0004D8H	Peripheral Resource Relocation Register 2	PRRR2		RW	
0004D9H	Peripheral Resource Relocation Register 3	PRRR3		RW	
0004DAH	Peripheral Resource Relocation Register 4	PRRR4		RW	
0004DBH	Peripheral Resource Relocation Register 5	PRRR5		RW	
0004DCH	Peripheral Resource Relocation Register 6	PRRR6		RW	
0004DDH	Peripheral Resource Relocation Register 7	PRRR7		RW	
0004DEH	Peripheral Resource Relocation Register 8	PRRR8		RW	
0004DFH	Peripheral Resource Relocation Register 9	PRRR9		RW	
0004E0H	RTC - Sub Second Register L	WTBRL0	WTBR0	RW	
0004E1H	RTC - Sub Second Register M	WTBRH0		RW	
0004E2H	RTC - Sub-Second Register H	WTBR1		RW	
0004E3H	RTC - Second Register	WTSR		RW	
0004E4H	RTC - Minutes	WTMR		RW	
0004E5H	RTC - Hour	WTHR		RW	
0004E6H	RTC - Timer Control Extended Register	WTCER		RW	
0004E7H	RTC - Clock select register	WTCKSR		RW	
0004E8H	RTC - Timer Control Register Low	WTCRL	WTCR	RW	
0004E9H	RTC - Timer Control Register High	WTCRH		RW	
0004EAH	CAL - Calibration unit Control register	CUCR		RW	

■ INTERRUPT VECTOR TABLE

nterrupt vector table MB96(F)39x (1 / 3)									
Vector number	Offset in vector ta- ble	Vector name	Index in ICR to program	Description					
0	3FC	CALLV0	-						
1	3F8	CALLV1	-	A					
2	3F4	CALLV2	-						
3	3F0	CALLV3	-						
4	3EC	CALLV4	-						
5	3E8	CALLV5	-						
6	3E4	CALLV6	-						
7	3E0	CALLV7	-						
8	3DC	RESET	-						
9	3D8	INT9	-						
10	3D4	EXCEPTION	-						
11	3D0	NMI	-	Non-Maskable Interrupt					
12	3CC	DLY	12	Delayed Interrupt					
13	3C8	RC_TIMER	13	RC Timer					
14	3C4	MC_TIMER	14	Main Clock Timer					
15	3C0	SC_TIMER	15	Sub Clock Timer					
16	3BC			Reserved					
17	3B8	EXTINT0	17	External Interrupt 0					
18	3B4	EXTINT1	18	External Interrupt 1					
19	3B0	EXTINT2	19	External Interrupt 2					
20	3AC	EXTINT3	20	External Interrupt 3					
21	3A8	EXTINT4	21	External Interrupt 4					
22	3A4	EXTINT5	22	External Interrupt 5					
23	3A0	EXTINT6	23	External Interrupt 6					
24	39C	EXTINT7	24	External Interrupt 7					
25	398	CAN0	25	CAN Controller 0					
26	394			Reserved					
27	390	PPG0	27	Programmable Pulse Generator 0					
28	38C	PPG1	28	Programmable Pulse Generator 1					
29	388	PPG2	29	Programmable Pulse Generator 2					
30	384	PPG3	30	Programmable Pulse Generator 3					
31	380			Reserved					
32	37C			Reserved					

2008-4-18 55

■ HANDLING DEVICES

Special care is required for the following when handling the device:

- Latch-up prevention
- · Unused pins handling
- External clock usage
- Unused sub clock signal
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- · Crystal oscillator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on energization
- Stabilization of power supply voltage
- · SMC power supply pins

1. Latch-up prevention

- CMOS IC chips may suffer latch-up under the following conditions:
 - A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
 - A voltage higher than the rated voltage is applied between Vcc and Vss.
 - The AVcc power supply is applied before the Vcc voltage.
- Latch-up may increase the power supply current dramatically, causing thermal damages to the device.
- For the same reason, extra care is required to not let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.

2. Unused pins handling


- Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).
- Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. They must therefore be pulled up or pulled down through resistors. To prevent latchup, those resistors should be more than $2 \text{ k}\Omega$.
- Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC
 Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be
 connected as follows:


1. Single phase external clock

When using a single phase external clock, X0 pin must be driven and X1 pin left open.



2. Opposite phase external clock

 When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



4. Unused sub clock signal

• If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

5. Notes on PLL clock mode operation

• If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

6. Power supply pins (Vcc/Vss)

- It is required that all Vcc-level as well as all Vss-level power supply pins are at the same potential. If there is more than one Vcc or Vss level, the device may operate incorrectly or be damaged even within the guaranteed operating range.
- Vcc and Vss must be connected to the device from the power supply with lowest possible impedance.
- As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 μF between Vcc and Vss as close as possible to Vcc and Vss pins.

7. Crystal oscillator circuit

- Noise at X0 or X1 pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.
- It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with a ground area for stabilizing the operation.
- It is highly recommended to evaluate the quartz/MCU system at the quartz manufacturer.

8. Turn on sequence of power supply to A/D converter and analog inputs

- It is required to turn the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (Vcc) on.
- It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed AVRH or AVcc (turning the analog and digital power supplies simultaneously on or off is acceptable).

9. Pin handling when not using the A/D converter

• It is required to connect the unused pins of the A/D converter as AVcc = Vcc, AVss = AVRH = AVRL = Vss.

10. Notes on energization

• To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50μs from 0.2 V to 2.7 V.

11. Stabilization of power supply voltage

 If the power supply voltage varies acutely even within the operation safety range of the Vcc power supply voltage, a malfunction may occur. The Vcc power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that Vcc ripple fluctuations (peak to peak value) in the commercial frequencies (50 to 60 Hz) fall within 10% of the standard Vcc power supply voltage and the transient fluctuation rate becomes 0.1V/µs or less in instantaneous fluctuation for power supply switching.

12. SMC power supply pins

- All DVss pins must be set to the same level as the Vss pins.
- The DVcc power supply level can be set independently of the Vcc power supply level. However note that the SMC I/O pin state is undefined if DVcc is powered on and Vcc is below 3V. To avoid this, we recommend to always power Vcc before DVcc.

2. Recommended Conditions

Parameter	Symbol		Value		Unit	Remarks
Faranteter	Symbol	Min	Тур	Max	Oilit	Kemarks
Power supply voltage	Vcc, DVcc	3.0	-	5.5	V	
Smoothing capacitor at C pin	Cs	4.7	-	10	μF	Use a low inductance capacitor (for example X7R ceramic capacitor)

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the devices electrical characteristics are guaranteed when the device is operated within these ranges.

Semiconductor devices must always be operated within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

 $(T_A = -40^{\circ}C \text{ to } 125^{\circ}C, \ V_{CC} = AV_{CC} = 3.0V \text{ to } 5.5V, \ DV_{CC} = 3.0V \text{ to } 5.5V, \ V_{SS} = AV_{SS} = DV_{SS} = 0V)$

- .			2 11		Value			5 .
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks
Output "H" voltage		Normal	4.5V ≤ (D)Vcc ≤ 5.5V					
	V_{OH2}	and High Current outputs	Iон = -2mA	(D)Vcc	_	_	V	Driving strength set
	V OH2		3.0V ≤ (D)Vcc < 4.5V	- 0.5	_			to 2mA
			Iон = -1.6mA					
		Normal	4.5V ≤ (D)Vcc ≤ 5.5V		,			
	V_{OH5}	and High	Iон = -5mA	(D)Vcc	-		V	Driving strength set
	Cons	Current outputs	3.0V ≤ (D)Vcc < 4.5V	`- 0.5				to 5mA
			Iон = -3mA					
			4.5V ≤ DVcc ≤ 5.5V					
	V _{OH30}	High cur- rent out-	Iон = -30mA	DVcc - 0.5	_	-	V	Driving strength set
	• 01100	puts	3.0V ≤ DVcc < 4.5V					to 30mA
			Iон = -20mA					
	Vонз	I ² C outputs	4.5V ≤ Vcc ≤ 5.5V	Vcc - 0.5		-	V	
			Iон = -3mA		_			
			3.0V ≤ Vcc < 4.5V					
			Iон = -2mA					
Output "L" voltage			4.5V ≤ (D)Vcc ≤ 5.5V			0.4	V	Driving strength set to 2mA
	V_{OL2}	and High	IoL = +2mA	-	-			
	7 0 22	Current outputs	3.0V ≤ (D)Vcc < 4.5V					
			IoL = +1.6mA					
		Normal	4.5V ≤ (D)Vcc ≤ 5.5V					
	V_{OL5}	and High	loL = +5mA	_	-	0.4	V	Driving strength set
		outputs	3.0V ≤ (D)Vcc < 4.5V					to 5mA
			loL = +3mA					
		High cur-	4.5V ≤ DVcc ≤ 5.5V					
	V _{OL30}	rent out-	IoL = +30mA	_	-	0.5	V	Driving strength set
		puts	3.0V ≤ DVcc < 4.5V					to 30mA
			IoL = +20mA					
			4.5V ≤ Vcc ≤ 5.5V	-				
	Vol3	I ² C outputs	IoL = +3mA 3.0V ≤ Vcc < 4.5V		-	0.4	V	
			$ 3.00 \le VCC < 4.50$ $ 10L = +2mA$					
Input leak current			DVcc = Vcc = 5.5V					
pat loak ouriont	IIL	Pnn_m	Vss < V1 < Vcc	-1	-	+1	μΑ	
		1		<u> </u>				!

Parameter	Symbol Pin	Condition	Value			Unit	Remarks	
Farameter	Min Ty		Тур	Max	Offic	Remarks		
Total LCD leak- age current	Σlilcd	all SEG/ COM pins	Vcc = 5.0V	-10	0.5	10	μΑ	Maximum leakage current of all LCD pins
Internal LCD divide resistance	RLCD	Between V3 and Vss		25	35	50	kΩ	
Pull-up resistance	Rup	Pnn_m, RSTX	-	25	50	100	kΩ	

Note: Input/output voltages of high current ports depend on DVcc, of other ports on Vcc. (TA = -40°C to 125°C, Vcc = AVcc = 3.0V to 5.5V, DVcc = 3.0V to 5.5V, Vss = AVss = DVss = 0V)

Parameter	Symbol	Condition	Value			tomn	Remarks
			Тур	Max	Unit	temp	Remarks
Power supply current in Run modes*	Iccpll	PLL Run mode with CLKS1/2 = 48MHz, CLKB = CLKP1/2 = 24MHz	35	44	mA –	25°C	CLKRC and CLKSC stopped. Core voltage at 1.9V 0 Flash/ROM wait states
			36	47		125°C	
		PLL Run mode with CLKS1/2 = 80MHz, CLKB = CLKP1 = 40MHz, CLKP2 = 20MHz	47	60	- mA -	25°C	CLKRC and CLKSC stopped. Core voltage at 1.9V 1 Flash/ROM wait state
			48	63		125°C	
	Iccmain	Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	4.5	5.5	- mA —	25°C	CLKPLL, CLKSC and CLKRC stopped 1 Flash/ROM wait state
			5.1	8.5		125°C	
	Іссксн	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = 2MHz	2.9	4	25°C mA 125°C	25°C	CLKMC, CLKPLL and CLKSC stopped
			3.5	6.5		1 Flash/ROM wait state	



To satisfy the A/D conversion precision standard, the relationship between the external impedance and minimum sampling time must be considered and then either the resistor value and operating frequency must be adjusted or the external impedance must be decreased so that the sampling time (T_{samp}) is longer than the minimum value. Usually, this value is set to 7τ , where $\tau = RC$. If the external input resistance (R_{ext}) connected to the analog input is included, the sampling time is expressed as follows:

$$T_{\text{samp}} \text{ [min]} = 7 \times (R_{\text{ext}} + 2.6 \text{k}\Omega) \times C \text{ for } 4.5 \leq \text{AV}_{\text{cc}} \leq 5.5$$

$$T_{\text{samp}}$$
 [min] = 7 × (R_{ext} + 12.1k Ω) × C for 3.0 ≤ AV_{cc} ≤ 4.5

If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.

About the error

The accuracy gets worse as |AVRH - AVRL| becomes smaller.



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Strategic Business Development Dept.

