



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Ubsolete
Core Processor	e300
Core Size	32-Bit Single-Core
Speed	400MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, USB OTG
Peripherals	DMA, WDT
Number of I/O	147
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.08V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/ppc5121vy400

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### **Ordering Information**

Figure 1 shows a simplified MPC5121e/MPC5123 block diagram.



# **1** Ordering Information

### Table 1. MPC5121e Orderable Part Numbers

Freescale Part Number	Speed (MHz)	Temperature (ambient)	Qualification	Package	Availability
MPC5121VY400B	400	0 °C to 70 °C	Consumer	RoHS and Pb-free	Tray
MPC5121VY400BR	400	0 °C to 70 °C	Consumer	RoHS and Pb-free	Tape and Reel
MPC5121YVY400B	400	–40 °C to 85 °C	Industrial	RoHS and Pb-free	Tray
MPC5121YVY400BR	400	–40 °C to 85 °C	Industrial	RoHS and Pb-free	Tape and Reel
SPC5121YVY400B	400	–40 °C to 85 °C	Automotive—AEC	RoHS and Pb-free	Tray
SPC5121YVY400BR	400	–40 °C to 85 °C	Automotive—AEC	RoHS and Pb-free	Tape and Reel

### Table 2. MPC5123 Orderable Part Numbers

Freescale Part Number	Speed (MHz)	Temperature (ambient)	Qualification	Package	Availability
MPC5123VY400B	400	0 °C to 70 °C	Consumer	RoHS and Pb-free	Tray
MPC5123VY400BR	400	0 °C to 70 °C	Consumer	RoHS and Pb-free	Tape and Reel
MPC5123YVY400B	400	–40 °C to 85 °C	Industrial	RoHS and Pb-free	Tray



Signal	Package Pin Number	Pad Type	Power Supply	Notes			
EMB_AD11	P3	General IO	V <sub>DD_IO</sub>	_			
EMB_AD10	N1	General IO	V <sub>DD_IO</sub>	—			
EMB_AD09	N2	General IO	V <sub>DD_IO</sub>	_			
EMB_AD08	N3	General IO	V <sub>DD_IO</sub>	—			
EMB_AD07	N4	General IO	V <sub>DD_IO</sub>	—			
EMB_AD06	M1	General IO	V <sub>DD_IO</sub>	—			
EMB_AD05	M3	General IO	V <sub>DD_IO</sub>	—			
EMB_AD04	M5	General IO	V <sub>DD_IO</sub>	_			
EMB_AD03	L1	General IO	V <sub>DD_IO</sub>	—			
EMB_AD02	L2	General IO	V <sub>DD_IO</sub>	—			
EMB_AD01	L3	General IO	V <sub>DD_IO</sub>	_			
EMB_AD00	L4	General IO	V <sub>DD_IO</sub>	—			
PATA Interface (9 Total)							
PATA_CE1	K1	General IO	V <sub>DD_IO</sub>	ATA name: CS0			
PATA_CE2	L5	General IO	V <sub>DD_IO</sub>	ATA name: CS1			
PATA_ISOLATE	K3	General IO	V <sub>DD_IO</sub>	—			
PATA_IOR	J1	General IO	V <sub>DD_IO</sub>	ATA name: DIOR			
PATA_IOW	K5	General IO	V <sub>DD_IO</sub>	ATA name: DIOW			
PATA_IOCHRDY	J2	General IO	V <sub>DD_IO</sub>	ATA name: IORDY			
PATA_INTRQ	J3	General IO	V <sub>DD_IO</sub>	—			
PATA_DRQ	J4	General IO	V <sub>DD_IO</sub>	ATA name: DMARQ			
PATA_DACK	H2	General IO	V <sub>DD_IO</sub>	ATA name: DMACK			
	NFC In	terface (7 Total)					
NFC_WP	G4	General IO	V <sub>DD_IO</sub>	—			
NFC_R/B	H1	General IO	V <sub>DD_IO</sub>	_			
NFC_WE	G3	General IO	V <sub>DD_IO</sub>	—			
NFC_RE	G2	General IO	V <sub>DD_IO</sub>	_			
NFC_ALE	H4	General IO	V <sub>DD_IO</sub>	—			
NFC_CLE	H5	General IO	V <sub>DD_IO</sub>	_			
NFC_CE0	H3	General IO	V <sub>DD_IO</sub>	—			
I2C Interface (6 Total)							
I2C0_SCL	AC23	General IO	V <sub>DD_IO</sub>	—			
I2C0_SDA	AD26	General IO	V <sub>DD_IO</sub>	—			
I2C1_SCL	AB22	General IO	V <sub>DD_IO</sub>	—			

## Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 4 of 12)



**Pin Assignments** 

Signal	Package Pin Number	Pad Type	Power Supply	Notes		
I2C1_SDA	AB23	General IO	V <sub>DD_IO</sub>	—		
I2C2_SCL	AC25	General IO	V <sub>DD_IO</sub>	—		
I2C2_SDA	AA22	General IO	V <sub>DD_IO</sub>	—		
	IRQ Int	erface (2 Total)		•		
IRQ0	AC26	General IO	V <sub>DD_IO</sub>	—		
IRQ1	AB25	General IO	V <sub>DD_IO</sub>	—		
	CAN In	terface (4 Total)				
CAN1_RX	C19	Analog Input	VBAT_RTC	—		
CAN1_TX	A18	General IO	V <sub>DD_IO</sub>	—		
CAN2_RX	B19	Analog Input	VBAT_RTC	—		
CAN2_TX	E16	General IO	V <sub>DD_IO</sub>	—		
	J1850 Ir	nterface (2 Total	)			
J1850_TX	Y22	General IO	V <sub>DD_IO</sub>	—		
J1850_RX	AA24	General IO	V <sub>DD_IO</sub>	—		
SPDIF Interface (3 Total)						
SPDIF_TXCLK	AB21	General IO	V <sub>DD_IO</sub>	—		
SPDIF_TX	AD24	General IO	V <sub>DD_IO</sub>	—		
SPDIF_RX	AC24	General IO	V <sub>DD_IO</sub>	—		
	PC	I (54 Total)				
PCI_INTA	U23	PCI	V <sub>DD_IO</sub>	—		
PCI_RST_OUT	F22	PCI	V <sub>DD_IO</sub>	—		
PCI_AD00	U24	PCI	V <sub>DD_IO</sub>	—		
PCI_AD01	V26	PCI	V <sub>DD_IO</sub>	—		
PCI_AD02	U25	PCI	V <sub>DD_IO</sub>	—		
PCI_AD03	R22	PCI	V <sub>DD_IO</sub>	—		
PCI_AD04	U26	PCI	V <sub>DD_IO</sub>	—		
PCI_AD05	T24	PCI	V <sub>DD_IO</sub>	—		
PCI_AD06	R23	PCI	V <sub>DD_IO</sub>	—		
PCI_AD07	T26	PCI	V <sub>DD_IO</sub>	—		
PCI_AD08	R26	PCI	V <sub>DD_IO</sub>	_		
PCI_AD09	P23	PCI	V <sub>DD_IO</sub>	_		
PCI_AD10	R24	PCI	V <sub>DD_IO</sub>	_		
PCI_AD11	R25	PCI	V <sub>DD_IO</sub>	—		
PCI_AD12	P26	PCI	V <sub>DD_IO</sub>	—		

## Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 5 of 12)



Pin Assignments

Signal	Package Pin Number	Pad Type	Power Supply	Notes
PCI_GNT0	E25	PCI	V <sub>DD_IO</sub>	—
PCI_GNT1	G22	PCI	V <sub>DD_IO</sub>	—
PCI_GNT2	E24	PCI	V <sub>DD_IO</sub>	—
PCI_CLK	C26	PCI	V <sub>DD_IO</sub>	—
	PSC Inte	erface (61 Total	)	
PSC_MCLK_IN	C17	General IO	V <sub>DD_IO</sub>	—
PSC0_0	D16	General IO	V <sub>DD_IO</sub>	—
PSC0_1	A17	General IO	V <sub>DD_IO</sub>	—
PSC0_2	E15	General IO	V <sub>DD_IO</sub>	—
PSC0_3	C16	General IO	V <sub>DD_IO</sub>	—
PSC0_4	B16	General IO	V <sub>DD_IO</sub>	—
PSC1_0	C15	General IO	V <sub>DD_IO</sub>	—
PSC1_1	A16	General IO	V <sub>DD_IO</sub>	—
PSC1_2	E14	General IO	V <sub>DD_IO</sub>	—
PSC1_3	A15	General IO	V <sub>DD_IO</sub>	—
PSC1_4	D14	General IO	V <sub>DD_IO</sub>	—
PSC2_0	C14	General IO	V <sub>DD_IO</sub>	—
PSC2_1	B14	General IO	V <sub>DD_IO</sub>	—
PSC2_2	E13	General IO	V <sub>DD_IO</sub>	—
PSC2_3	A14	General IO	V <sub>DD_IO</sub>	—
PSC2_4	D13	General IO	V <sub>DD_IO</sub>	_
PSC3_0	AF3	General IO	V <sub>DD_IO</sub>	—
PSC3_1	AB5	General IO	V <sub>DD_IO</sub>	—
PSC3_2	AC4	General IO	V <sub>DD_IO</sub>	_
PSC3_3	AD4	General IO	V <sub>DD_IO</sub>	—
PSC3_4	AF4	General IO	V <sub>DD_IO</sub>	—
PSC4_0	AB1	General IO	V <sub>DD_IO</sub>	_
PSC4_1	AA3	General IO	V <sub>DD_IO</sub>	—
PSC4_2	AB3	General IO	V <sub>DD_IO</sub>	—
PSC4_3	AA5	General IO	V <sub>DD_IO</sub>	—
PSC4_4	AC2	General IO	V <sub>DD_IO</sub>	—
PSC5_0	AC1	General IO	V <sub>DD_IO</sub>	—
PSC5_1	AC3	General IO	V <sub>DD_IO</sub>	—
PSC5_2	AD1	General IO	V <sub>DD_IO</sub>	—

 Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 7 of 12)



### **Pin Assignments**

Signal	Package Pin Number	Pad Type	Power Supply	Notes		
V <sub>SS</sub>	A2, A3, A25, B1,B2, B3, B5, B7, B12, B17, B20, B22, B26, C1, C4, C23, C25, D2, D12, D17, D24, D25, E18, F2, F3, F4, F5, F6, F8, F10, F16, F17, F21, G5, H6, H23, H25, K6, K21, L6, L11, L12, L13, L14, L15, L16, L21, M2, M4, M11, M12, M13, M14, M15, M16, N5, N11, N12, N13, N14, N15, N16,	Ground	_	_		
V <sub>SS</sub>	N23, N25, P11, P12, P13, P14, P15, P16, R11, R12, R13, R14, R15, R16, T6, T11, T12, T13, T14, T15, T16, T21, U2, U4, U6, U21, V23, V25, Y24, AA6, AA10, AA11, AA16, AA17, AA21, AB2, AB4, AB10, AB24, AC8, AC12, AC17, AC22, AD3, AD25, AE7, AE12, AE17, AE23, AE26	Ground	_			
SYS_PLL_AVDD	T22	Analog Power	_	—		
SYS_PLL_AVSS	U22	Analog Ground	—	—		
CORE_PLL_AVDD	AA19	Analog Power	—	—		
CORE_PLL_AVSS	AD23	Analog Ground	—	—		
VBAT_RTC	D19	Power	—	—		
AVDD_FUSEWR	C9	Power	—	—		
MVTT0	AB7	Analog Input	SSTL(DDR2) Termir	ation (ODT) Voltage		
MVTT1	AF9	Analog Input	SSTL(DDR2) Termir	ation (ODT) Voltage		
MVTT2	AE11	Analog Input	SSTL(DDR2) Termir	ation (ODT) Voltage		
MVTT3	AE14	Analog Input	SSTL(DDR2) Termir	ation (ODT) Voltage		
Power and Ground Supplies (USB PHY)						
USB_PLL_GND	E23	Analog Ground		—		
USB_PLL_PWR3	D23	Analog Power	—	—		
USB_RREF	E22	Analog Power	_	—		
USB_VSSA_BIAS	B23	Analog Ground	—	—		

## Table 3. MPC5121e/MPC5123 TE-PBGA Pinout Listing (Sheet 11 of 12)



# 3.1.3 DC Electrical Specifications

Table 6 gives the DC Electrical characteristics for the MPC5121e/MPC5123 at recommended operating conditions.

Characteristic	Condition	Symbol	Min	Max	Unit	SpecID
Input high voltage	Input type = TTL V <sub>DD_IO</sub>	V <sub>IH</sub>	0.51 × V <sub>DD_IO</sub>	_	V	D3.1
Input high voltage	Input type = TTL V <sub>DD_MEM_IO_DDR</sub>	V <sub>IH</sub>	MVREF + 0.15	—	V	D3.2
Input high voltage	Input type = TTL VDD_MEM_IO_DDR2	V <sub>IH</sub>	MVREF + 0.125	_	V	D3.3
Input high voltage	Input type = TTL V <sub>DD_MEM_IO_LPDDR</sub>	V <sub>IH</sub>	0.7 × V <sub>DD_MEM_IO_LPDDR</sub>	—	V	D3.4
Input high voltage	Input type = PCI V <sub>DD_IO</sub>	V <sub>IH</sub>	$0.5 \times V_{DD_{-}IO}$	—	V	D3.5
Input high voltage	Input type = Schmitt V <sub>DD_IO</sub>	V <sub>IH</sub>	$0.65 \times V_{DD_{-}IO}$	_	V	D3.6
Input high voltage	SYS_XTALI crystal mode <sup>1</sup> Bypass mode <sup>2</sup>	CVIH	Vxtal + 0.4V (V <sub>DD_IO</sub> /2) + 0.4V	—	V	D3.7
Input high voltage	SATA_XTALI crystal mode Bypass mode	SV <sub>IH</sub>	Vxtal + 0.4V (V <sub>DD_IO</sub> /2) + 0.4V	—	V	D3.8
Input high voltage	USB_XTALI crystal mode Bypass mode	UV <sub>IH</sub>	Vxtal + 0.4V (V <sub>DD_IO</sub> /2) + 0.4V	—	V	D3.9
Input high voltage	RTC_XTALI crystal mode <sup>3</sup> Bypass mode <sup>4</sup>	RV <sub>IH</sub>	(VBAT_RTC/5) + 0.5V (VBAT_RTC/2) + 0.4V	_	V	D3.10
Input low voltage	Input type = TTL V <sub>DD_IO</sub>	V <sub>IL</sub>	—	0.42 × V <sub>DD_IO</sub>	V	D3.11
Input low voltage	Input type = TTL V <sub>DD_MEM_IO_DDR</sub>	V <sub>IL</sub>	—	MVREF – 0.15	V	D3.12
Input low voltage	Input type = TTL VDD_MEM_IO_DDR2	V <sub>IL</sub>	_	MVREF – 0.125	V	D3.13
Input low voltage	Input type = TTL V <sub>DD_MEM_IO_LPDDR</sub>	V <sub>IL</sub>	_	0.3 × V <sub>DD_MEM_IO_LPDDR</sub>	V	D3.14
Input low voltage	Input type = PCI V <sub>DD_IO</sub>	V <sub>IL</sub>	—	0.3 × V <sub>DD_IO</sub>	V	D3.15
Input low voltage	Input type = Schmitt V <sub>DD_IO</sub>	V <sub>IL</sub>	—	$0.35 \times V_{DD_{-}IO}$	V	D3.16
Input low voltage	SYS_XTALI crystal mode Bypass mode	CVIL	_	Vxtal – 0.4 (V <sub>DD_IO</sub> /2) – 0.4	V	D3.17
Input low voltage	SATA_XTALI crystal mode Bypass mode	SV <sub>IL</sub>	_	Vxtal – 0.4 V (V <sub>DD_IO</sub> /2) – 0.4	V	D3.18
Input low voltage	USB_XTALI crystal mode Bypass mode	UV <sub>IL</sub>	—	Vxtal – 0.4 (V <sub>DD_IO</sub> /2) – 0.4	V	D3.19
Input low voltage	RTC_XTALI crystal mode Bypass mode	RV <sub>IL</sub>	_	(VBAT_RTC/5) - 0.5 (VBAT_RTC/2) - 0.4	V	D3.20
Input leakage current	Vin = 0 or V <sub>DD_IO</sub> /V <sub>DD_MEM_IO_DDR/2</sub> (depending on input type) <sup>5</sup>	I <sub>IN</sub>	-2.5	2.5	μA	D3.21
Input leakage current	SYS_XTALI Vin = 0 or V <sub>DD_IO</sub>	I <sub>IN</sub>	—	20	μA	D3.22

## **Table 6. DC Electrical Specifications**



## 3.1.6.1 Heat Dissipation

An estimation of the chip-junction temperature,  $T_{I}$ , can be obtained from the following equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$
 Eqn. 3

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in package (W)

The junction to ambient thermal resistance is an industry standard value, which provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board, and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is correct depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

Historically, the thermal resistance has frequently been expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

where:

 $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction to case thermal resistance (°C/W)

 $R_{\theta CA}$  = case to ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. You control the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, you can change the air flow around the device, add a heat sink, change the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for ceramic packages with heat sinks where some 90% of the heat flow is through the case to the heat sink to ambient. For most packages, a better model is required.

A more accurate thermal model can be constructed from the junction to board thermal resistance and the junction to case thermal resistance. The junction to case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction to board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used for hand estimations or for a computational fluid dynamics (CFD) thermal model.

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$
 Eqn. 5

where:

 $T_T$  = thermocouple temperature on top of package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned, so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over approximately one mm of wire extending



**Electrical and Thermal Characteristics** 



Figure 10. DDR Read Timing, DQSEN

Figure 11 provides the AC test load for the DDR bus.



# 3.3.6 PCI

The PCI interface on the MPC5121e/MPC5123 is designed to PCI Version 2.3 and supports 33 and 66 MHz PCI operations. See the PCI Local Bus Specification; the component section specifies the electrical and timing parameters for PCI components with the intent that components connect directly together whether on the planar or an expansion board, without any external buffers or other glue logic. Parameters apply at the package pins, not at expansion board edge connectors.

The PCI\_CLK is used as output clock, the MPC5121e/MPC5123 is a PCI host device only.

Figure 12 shows the clock waveform and required measurement points for 3.3 V signaling environments. Table 21 summarizes the clock specifications.





Figure 12. PCI CLK Waveform

### Table 21. PCI CLK Specifications

Sym	66 MHz <sup>1</sup>		33 MHz		Unite	SpeciD	
Sym	Description	Min <sup>2</sup>	Max	Min	Max	Units	Opecid
t <sub>cyc</sub>	PCI CLK Cycle Time <sup>1,3</sup>	15	30	30	_	ns	A6.1
t <sub>high</sub>	PCI CLK High Time	6	—	11	_	ns	A6.2
t <sub>low</sub>	PCI CLK Low Time	6	—	11	_	ns	A6.3
—	PCI CLK Slew Rate <sup>2</sup>	1.5	4	1	4	V/ns	A6.4

<sup>1</sup> In general, all 66 MHz PCI components must work with any clock frequency up to 66 MHz. CLK requirements vary depending upon whether the clock frequency is above 33 MHz.

<sup>2</sup> Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the minimum peak-to-peak portion of the clock waveform as shown in Figure 12.

<sup>3</sup> The minimum clock period must not be violated for any single clock cycle, i.e., accounting for all system jitter.

Sym	Description	66 MHz		33 MHz		Unite	SpeciD
Oyin	Description	Min <sup>2</sup>	Мах	Min	Мах	Units	Opecid
t <sub>val</sub>	CLK to Signal Valid Delay – bused signals <sup>1,2,3</sup>	2	6	2	11	ns	A6.5
t <sub>val</sub> (ptp)	CLK to Signal Valid Delay – point to point <sup>1,2,3</sup>	2	6	2	12	ns	A6.6
t <sub>on</sub>	Float to Active Delay <sup>1</sup>	2	_	2	_	ns	A6.7
t <sub>off</sub>	Active to Float Delay <sup>1</sup>		14		28	ns	A6.8
t <sub>su</sub>	Input Setup Time to CLK – bused signals <sup>3,4</sup>	3	_	7	_	ns	A6.9
t <sub>su</sub> (ptp)	Input Setup Time to CLK – point to point <sup>3,4</sup>	5	_	10,12	_	ns	A6.10
t <sub>h</sub>	Input Hold Time from CLK <sup>4</sup>	0		0		ns	A6.11

### Table 22. PCI Timing Parameters<sup>1</sup>

<sup>1</sup> See the timing measurement conditions in the PCI Local Bus Specification. It is important that all driven signal transitions drive to their Voh or Vol level within one Tcyc.

<sup>2</sup> Minimum times are measured at the package pin with the load circuit, and maximum times are measured with the load circuit as shown in the PCI Local Bus Specification.

<sup>3</sup> REQ# and GNT# are point-to-point signals and have different input setup times than do bused signals. GNT# and REQ# have a setup of 5 ns at 66 MHz. All other signals are bused.







Figure 24. Read Data Latch Timing



Name	Meaning	Controlled by	Value	SpecID
t <sub>skew4</sub>	Max difference in cable propagation delay between: ATA_IORDY and ATA_DATA (read)	Cable		A9.14
t <sub>skew5</sub>	Max difference in cable propagation delay between: ATA_DIOR, ATA_DIOW, ATA_DMACK and ATA_CS0, ATA_CS1, ATA_DA2, ATA_DA1, ATA_DA0, ATA_DATA (write)	Cable		A9.15
tskew6	Max difference in cable propagation delay without accounting for ground bounce	Cable		A9.16

Table 3-26. PATA Timing	Parameters (	(continued)
-------------------------	--------------	-------------

# 3.3.9.2 PIO Mode Timing

A timing diagram for the PIO read mode is given in Figure 26.



To fulfill read mode timing, the different timing parameters given in Table 3-27 must be observed.

Table 3-27.	Timing	Parameters	PIO	Read
-------------	--------	------------	-----	------

ATA Parameter	PIO Read Mode Timing Parameter	Value	How to meet	SpecID
t <sub>1</sub>	t <sub>1</sub>	$t_1(min) = (time_1 \times T) - (t_{skew1} + t_{skew2} + t_{skew5})$	calculate and programming time_1. <sup>1</sup>	A9.20
t <sub>2</sub>	t <sub>2</sub> r	$t_2(min) = (time_2r \times T) - (t_{skew1} + t_{skew2} + t_{skew5})$	calculate and programming time_2r. <sup>1</sup>	A9.21
t <sub>9</sub>	t <sub>9</sub>	$t_9(min) = (time_9 \times T) - (t_{skew1} + t_{skew2} + t_{skew6})$	calculate and programming time_9. <sup>1</sup>	A9.22



ATA Parameter	UDMA In Timing Parameter	Value	How to Meet	SpecID
t <sub>ack</sub>	t <sub>ack</sub>	$t_{ack(min)} = (time_ack \times T) - (t_{skew1} + t_{skew2})$	calculate and programming time_ack. <sup>1</sup>	A9.51
t <sub>env</sub>	t <sub>env</sub>		calculate and programming time_env. <sup>1</sup>	A9.52
t <sub>ds</sub>	t <sub>ds1</sub>	$t_{ds} - (t_{skew3}) - ti_ds > 0$	t <sub>skew3</sub> , ti_ds, ti_dh should	A9.53
t <sub>dh</sub>	t <sub>dh1</sub>	$t_{dh} - (t_{tskew3}) - ti_dh > 0$	be low enough	A9.54
t <sub>cyc</sub>	t <sub>c1</sub>	$(t_{cyc} - t_{skew}) > T$	Bus clock period T big enough	A9.55
t <sub>rp</sub>	t <sub>rp</sub>	$t_{rp(min)} = time_rp \times T - (t_{skew1} + t_{skew2} + t_{skew6})$	calculate and programming time_rp. <sup>1</sup>	A9.56
_	t <sub>x1</sub> <sup>2</sup>	$(time_rp \times T) - [tco + tsu + 3T + (2 \times t_{buf}) + (2 \times tcable2)] > trfs (drive)$	calculate and programming time_rp. <sup>1</sup>	A9.57
t <sub>mli</sub>	t <sub>mli1</sub>	$t_{mli1(min)} = (time_mlix + 0.4) \times T$	calculate and programming time_mlix. <sup>1</sup>	A9.58
t <sub>zah</sub>	t <sub>zah</sub>	$t_{zah(min)} = (time_zah + 0.4) \times T$	calculate and programming time_zah. <sup>1</sup>	A9.59
t <sub>dzfs</sub>	t <sub>dzfs</sub>	$t_{dzfs} = (time_dzfs \times T) - (t_{skew1} + t_{skew2})$	calculate and programming time_dzfs. <sup>1</sup>	A9.60
t <sub>cvh</sub>	t <sub>cvh</sub>	$t_{cvh} = (time_cvh \times T) - (t_{skew1} + t_{skew2})$	calculate and programming time_cvh. <sup>1</sup>	A9.61
_	t <sub>on</sub> t <sub>off</sub> <sup>3</sup>	$  t_{on} = (time_on \times T) - t_{skew1}   t_{off} = (time_off \times T) - t_{skew1} $	—	A9.62

### Table 30. Timing Parameters UDMA in Burst

<sup>1</sup> See the MPC5121e Microcontroller Reference Manual.

<sup>2</sup> A special timing requirement in the ATA host requires the internal DIOW to go only high three clocks after the last active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.

 $^3\,$  Make  $t_{on}$  and  $t_{off}$  large enough to avoid bus contention.

# 3.3.9.5 UDMA Out Timing Diagrams

UDMA mode timing is more complicated than PIO mode or MDMA mode. In this section, timing diagrams for UDMA out are given:

- Figure 33 gives timing for UDMA out transfer start
- Figure 34 gives timing for host terminating UDMA out transfer
- Figure 35 gives timing for device terminating UDMA out transfer



ATA Parameter	UDMA Out Timing Parameter	Value	How to meet	SpecID
t <sub>li</sub>	t <sub>li2</sub>	t <sub>ii2</sub> > 0	—	A9.74
t <sub>li</sub>	t <sub>li3</sub>	t <sub>ii3</sub> > 0	—	A9.75
t <sub>cvh</sub>	t <sub>cvh</sub>	$t_{cvh} = (time_cvh \times T) - (t_{skew1} + t_{skew2})$	calculate and program time_cvh. <sup>1</sup>	A9.76
_	t <sub>on</sub> t <sub>off</sub>	$t_{on} = time_on \times T - t_{skew1}$ $t_{off} = time_off \times T - t_{skew1}$	—	A9.77

Table 31. Timing Parameters UDMA Out Burst (continued)

<sup>1</sup> See the MPC5121e Microcontroller Reference Manual.

# 3.3.10 SATA PHY

1.5 Gbps SATA PHY Layer

See "Serial ATA: High Speed Serialized AT Attachment" Revision 1.0a, 7-January-2003.

# 3.3.11 FEC

AC Test Timing Conditions:

• Output Loading All Outputs: 25 pF

Table 32. MII Rx Signal Timing

Symbol	Description	Min	Мах	Unit	SpecID
1	RXD[3:0], RX_DV, RX_ER to RX_CLK setup	5		ns	A11.1
2	RX_CLK to RXD[3:0], RX_DV, RX_ER hold	5	—	ns	A11.2
3	RX_CLK pulse width high	35%	65%	RX_CLK Period <sup>1</sup>	A11.3
4	RX_CLK pulse width low	35%	65%	RX_CLK Period <sup>1</sup>	A11.4

<sup>1</sup> RX\_CLK shall have a frequency of 25% of data rate of the received signal. See the IEEE 802.3 Specification.



Figure 36. Ethernet Timing Diagram – MII Rx Signal





Figure 41. SDHC Timing Diagram

Table 37 lists the timing parameters.

ID	Parameter	Symbols	Min	Max	Unit	SpecID
Card Input Clock						
SD1	Clock Frequency (Low Speed)	f <sub>PP</sub> <sup>1</sup>	0	400	kHz	A14.1
	Clock Frequency (SD/SDIO Full Speed/High Speed)	f <sub>PP</sub> <sup>2</sup>	0	25/50	MHz	A14.2
	Clock Frequency (MMC Full Speed/High Speed)	f <sub>PP</sub> <sup>3</sup>	0	20/52	MHz	A14.3
	Clock Frequency (Identification Mode)	f <sub>OD</sub> <sup>4</sup>	100	400	kHz	A14.4
SD2	Clock Low Time (Full Speed/High Speed)	t <sub>WL</sub>	10/7		ns	A14.5
SD3	Clock High Time (Full Speed/High Speed)	t <sub>WH</sub>	10/7		ns	A14.6
SD4	Clock Rise Time (Full Speed/High Speed)	t <sub>TLH</sub>		10/3	ns	A14.7
SD5	Clock Fall Time (Full Speed/High Speed)	t <sub>THL</sub>		10/3	ns	A14.8
SDHC Output / Card Inputs CMD, DAT (Reference to CLK)						
SD6	SDHC Output Delay	t <sub>OD</sub>	TH <sup>5</sup> – 3	TH+3	ns	A14.9
SDHC Input / Card Outputs CMD, DAT (Reference to CLK)						
SD7	SDHC Input Setup Time	t <sub>ISU</sub>	2.5		ns	A14.10
SD8	SDHC Input Hold Time	t <sub>IH</sub>	2.5		ns	A14.11

<sup>1</sup> In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.

 $^2$  In normal data transfer mode for SD/SDIO card, clock frequency can be any value between 0 ~ 25 MHz.

 $^3$  In normal data transfer mode for MMC card, clock frequency can be any value between 0 ~ 20 MHz.

<sup>4</sup> In card identification mode, card clock must be 100 kHz ~ 400 kHz, voltage ranges from 2.7 to 3.6 V.

<sup>5</sup> Suggested ClockPeriod = T, CLK\_DIVIDER (in SDHC Clock Rate Register) = D, then TH = [(D + 1)/2]/(D + 1) × T where the value is rounded.



# 3.3.15 DIU

The DIU is a display controller designed to manage the TFT LCD display.

# 3.3.15.1 Interface to TFT LCD Panels, Functional Description

Figure 42 shows the LCD interface timing for a generic active matrix color TFT panel. In this figure signals are shown with positive polarity. The sequence of events for active matrix interface timing is:

- DIU\_CLK latches data into the panel on its positive edge (when positive polarity is selected). In active mode, DIU\_CLK runs continuously. This signal frequency could be from 5 to 100 MHz depending on the panel type.
- DIU\_HSYNC causes the panel to start a new line. It always encompasses at least one DIU\_CLK pulse.
- DIU\_VSYNC causes the panel to start a new frame. It always encompasses at least one DIU\_HSYNC pulse.
- DIU\_DE acts like an output enable signal to the LCD panel. This output enables the data to be shifted onto the display. When disabled, the data is invalid and the trace is off.

DIU_VSYNC		<u> </u>
DIU_HSYNC	LINE 1LINE 2LINE 3LINE 4LINE n-1LINE n	
DIU_HSYNC		
DIU_DE		
DIU_CLK	1 2 3 	
DIU_LD[23:0]		

Figure 42. Interface Timing Diagram for TFT LCD Panels

# 3.3.15.2 Interface to TFT LCD Panels, Electrical Characteristics

Figure 43 shows the horizontal timing (timing of one line), including the horizontal sync pulse and the data. All parameters shown in the diagram are programmable. This timing diagram corresponds to positive polarity of the DIU\_CLK signal (meaning the data and sync. signals change at the rising edge of it) and active-high polarity of the DIU\_HSYNC, DIU\_VSYNC and DIU\_DE signal. You can select the polarity of the DIU\_HSYNC and DIU\_VSYNC signal via the SYN\_POL register, whether active-high or active-low, the default is active-high. The DIU\_DE signal is always active-high. And, pixel clock inversion and a flexible programmable pixel clock delay is also supported, programed via the DIU Clock Config Register (DCCR) in the system clock module.



Name	Description	Value	Unit	SpecID
t <sub>FPH</sub>	HSYNC Front Porch Width	FP_H × t <sub>PCP</sub>	ns	A15.4
t <sub>SW</sub>	Screen Width	DELTA_X × t <sub>PCP</sub>	ns	A15.5
t <sub>HSP</sub>	HSYNC (Line) Period	$(PW_H + BP_H + DELTA_X + FP_H) \times t_{PCP}$	ns	A15.6
t <sub>PWV</sub>	VSYNC Pulse Width	PW_V × t <sub>HSP</sub>	ns	A15.7
t <sub>BPV</sub>	VSYNC Back Porch Width	BP_V × t <sub>HSP</sub>	ns	A15.8
t <sub>FPV</sub>	VSYNC Front Porch Width	FP_V × t <sub>HSP</sub>	ns	A15.9
t <sub>SH</sub>	Screen Height	DELTA_Y × t <sub>HSP</sub>	ns	A15.10
t <sub>VSP</sub>	VSYNC (Frame) Period	$(PW_V + BP_V + DELTA_Y + FP_H) \times t_{HSP}$	ns	A15.11
<sup>1</sup> Display inte	rface pixel clock period immediate	value (in nanosecond)	•	•

Display interface pixel clock period immediate value (in nanosecond).

The DELTA\_X and DELTA\_Y parameters are programmed via the DISP\_SIZE register; The PW\_H, BP\_H, and FP\_H parameters are programmed via the HSYN\_PARA register; And the PW\_V, BP\_V and FP\_V parameters are programmed via the VSYN\_PARA register. See appropriate section in the reference manual for detailed descriptions on these parameters.

Figure 45 shows the synchronous display interface timing for access level, and Table 39 lists the timing parameters.



Figure 45. LCD Interface Timing Diagram – Access Level

	Table 39.	LCD Interface	Timing	Parameters -	Access	Level
--	-----------	---------------	--------	--------------	--------	-------

Parameter	Description	Min	Тур	Мах	Unit	SpecID
t <sub>СКН</sub>	LCD Interface Pixel Clock High Time	t <sub>PCP</sub> × 0.4	t <sub>PCP</sub> × 0.5	t <sub>PCP</sub> × 0.6	ns	A15.12
t <sub>CKL</sub>	LCD Interface Pixel Clock Low Time	t <sub>PCP</sub> × 0.4	t <sub>PCP</sub> × 0.5	t <sub>PCP</sub> × 0.6	ns	A15.13
t <sub>DSU</sub>	LCD Interface Data Setup Time	5.0	—	—	ns	A15.14
t <sub>DHD</sub>	LCD Interface Data Hold Time	6.0	—	—	ns	A15.15
t <sub>CSU</sub>	LCD Interface Control Signal Setup Time	5.0	—	—	ns	A15.16
t <sub>CHD</sub>	LCD Interface Control Signal Hold Time	6.0	—	—	ns	A15.17







Figure 49. Timing Diagram – AC97 Mode

# 3.3.20.3 SPI Mode

Tahlo /	45	Timina	Specifications -	SPI Master	ApoM	Format 0	(CPHA = 0)	١
lable 4	4 <b>)</b> .	rinning	specifications –	SFIWaster	woue,	Format U		)

Symbol	Description	Min	Max	Units	SpecID
1	SCK cycle time, programable in the PSC CCS register	30.0	_	ns	A20.26
2	SCK pulse width, 50% SCK duty cycle	15.0	_	ns	A20.27
3	Slave select clock delay, programable in the PSC CCS register	30.0	_	ns	A20.28
4	Output Data valid after Slave Select (SS)	_	8.9	ns	A20.29
5	Output Data valid after SCK		8.9	ns	A20.30
6	Input Data setup time	6.0	_	ns	A20.31
7	Input Data hold time	1.0	_	ns	A20.32
8	Slave disable lag time		TSCK	ns	A20.33
9	Sequential Transfer delay, programmable in the PSC CTUR / CTLR register	15.0	_	ns	A20.34
10	Clock falling time	_	7.9	ns	A20.35
11	Clock rising time	_	7.9	ns	A20.36

# NOTE

Output timing is specified at a nominal 50 pF load.

BDM Pin #	MPC5121e/MPC5123 I/O Pin	BDM Connector	Internal Pull Up/Down	External Pull Up/Down	I/O <sup>1</sup>
16	_	GND	—	—	_
15	CKSTP_OUT	ckstp_out	_	10 kΩ Pull-up	Ι
14	_	KEY	_	_	
13	HRESET	hreset	Pull-up	10 kΩ Pull-up	0
12	_	GND	_	—	
11	SRESET	sreset	Pull-up	10 kΩ Pull-up	0
10	_	N/C	_	_	
9	TMS	tms	Pull-up	10 kΩ Pull-up	0
8	CKSTP_IN	ckstp_in	_	10 kΩ Pull-up	0
7	ТСК	tck	Pull-up	10 kΩ Pull-up	0
6	_	VDD <sup>2</sup>	_	_	
5	See Note <sup>3</sup>	halted <sup>3</sup>	_	_	-
4	TRST	trst	Pull-up	10 kΩ Pull-up	0
3	TDI	tdi	Pull-up	10 kΩ Pull-up	0
2	See Note <sup>4</sup>	qack <sup>4</sup>	_	_	0
1	TDO	tdo	_	_	I

### Table 53. COP/BDM Interface Signals

<sup>1</sup> With respect to the emulator tool's perspective:

Input is really an output from the embedded e300 core. Output is really an input to the core.

- <sup>2</sup> From the board under test, power sense for chip power.
- <sup>3</sup> HALTED is not available from e300 core.

<sup>4</sup> Input to the e300 core to enable/disable soft-stop condition during breakpoints. MPC5121e/MPC5123 internally ties CORE\_QACK to GND in its normal/functional mode (always asserted).

For a board with a COP (common on-chip processor) connector that accesses the JTAG interface and needs to reset the JTAG module, only wiring TRST and PORESET is not recommended.

To reset the MPC5121e/MPC5123 via the COP connector, the HRESET pin of the COP should be connected to the HRESET pin of the MPC5121e/MPC5123. The circuitry shown in Figure 63 allows the COP to assert HRESET or TRST separately, while any other board sources can drive PORESET.



### **System Design Information**



Figure 63. COP Connector Diagram

# 4.5.2.2 Boards Without COP Connector

If the JTAG interface is not used, TRST should be tied to PORESET, so that it is asserted when the system reset signal (PORESET) is asserted. This ensures that the JTAG scan chain is initialized during power on. Figure 64 shows the connection of the JTAG interface without COP connector.



### How to Reach Us:

Home Page: www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140

Document Number: MPC5121E Rev. 5 02/2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2010-2012. All rights reserved.

