

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc506-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPUWR (RCON<14>)	Illegal opcode or uninitialized W register access	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	BOR, POR	_
POR (RCON<0>)	POR	—

TABLE 6-1:RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 9.0 "Oscillator Configuration"** for further details.

TABLE 6-2:OSCILLATOR SELECTION vs.TYPE OF RESET (CLOCK
SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	Oscillator Configuration bits
BOR	(FNOSC<2:0>)
MCLR	COSC Control bits
WDTR	(OSCCON<14:12>)
SWR	

6.2 Device Reset Times

The Reset times for various types of device Reset are <u>summarized</u> in Table 6-3. The system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code also depends on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function, and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of two registers. The Reset value for the Reset Control register, RCON, depends on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, depends on the type of Reset and the programmed values of the oscillator Configuration bits in the FOSC Configuration register.

			-				-			
0-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		U1RXIP<2:0>		—		SPI1IP<2:0>				
bit 15							bit 8			
	D 44/4		DAMA			DAMA	DAMA			
0-0	R/W-1	R/W-U	R/W-0	0-0	R/W-1	R/W-0	R/W-0			
DIL 7							DIEU			
Legend:										
R = Readabl	le hit	W = Writable	hit	U = Unimplei	mented bit rea	d as '0'				
-n = Value at	t POR	'1' = Bit is set	bit	0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	Unimplem	ented: Read as '	0'							
bit 14-12	U1RXIP<2:	: 0>: UART1 Rece	eiver Interrupt	Priority bits						
	111 = Inter	rupt is priority 7 (I	highest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
	000 = Inter	rupt source is dis	abled							
bit 11	Unimplem	ented: Read as 'o	0'							
bit 10-8	SPI1IP<2:0	>: SPI1 Event Int	terrupt Priorit	y bits						
	111 = Inter	rupt is priority 7 (I	highest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1	ablad							
bit 7		nupt source is us	ableu							
bit 6_4	SPI1EIP<2	• 0> • SPI1 Error Ir	o terrunt Priori	ity hite						
	111 = Inter	rupt is priority 7 (highest priori	tv interrupt)						
	•			·, ·····						
	•									
	• 001 = Inter	rupt is priority 1								
	000 = Inter	rupt source is dis	abled							
bit 3	Unimplem	ented: Read as 'o	0'							
bit 2-0	T3IP<2:0>:	Timer3 Interrupt	Priority bits							
	111 = Inter	rupt is priority 7 (I	highest priori	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
	000 = Inter	rupt source is dis	abled							

REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T4IP<2:0>		—		OC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		OC3IP<2:0>				DMA2IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own
bit 15	Unimpleme	nted: Read as 'o)'				
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 11	Unimpleme	nted: Read as 'o)'				
bit 10-8	OC4IP<2:0>	Output Compa	re Channel 4	Interrupt Prior	ity bits		
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 7	Unimpleme	nted: Read as 'o)'				
bit 6-4	OC3IP<2:0>	Output Compa	re Channel 3	Interrupt Prior	ity bits		
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 3	Unimpleme	nted: Read as 'o)'				
bit 2-0	DMA2IP<2:	0>: DMA Channe	el 2 Data Trai	nsfer Complete	e Interrupt Pric	ority bits	
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		C1IP<2:0>	1411 0	_		C1RXIP<2:0>	1011 0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI2IP<2:0>		—		SPI2EIP<2:0>	
bit 7							bit 0
Legend:			.,				
R = Readable	e bit	W = Writable I	Dit		mented bit, re	ad as '0'	
-n = value at	POR	"1" = Bit is set		$0^{\circ} = Bit is cle$	eared	x = Bit is unkno	own
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	C1IP<2:0>:	ECAN1 Event In	terrupt Priori	tv bits			
	111 = Interr	upt is priority 7 (h	highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	ented: Read as 'o)'				
bit 10-8	C1RXIP<2:0	0>: ECAN1 Rece	ive Data Rea	ady Interrupt Pr	iority bits		
	111 = Interr	upt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'o)'				
bit 6-4	SPI2IP<2:0	>: SPI2 Event Int	errupt Priorit	y bits			
	111 = Interr	upt is priority 7 (r	highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
h # 0		upt source is disa	abled				
) to mu un ti Dui o vi				
DIL 2-0	SPIZEIP <z:< td=""><td>U>: SPIZ Effor in upt is priority 7 (k</td><td>ierrupt Priori</td><td>ity bits</td><td></td><td></td><td></td></z:<>	U>: SPIZ Effor in upt is priority 7 (k	ierrupt Priori	ity bits			
	•		lighest phon	iy menupi)			
	•						
	•	unt in priority 4					
	001 = Interr	upt is priority 1 upt source is dis:	abled				
			~~~~~~				

### REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

REGISTER 7-26:	<b>IPC11: INTERRUPT PRIORITY CONTROL REGIST</b>	ER 11
----------------	-------------------------------------------------	-------

R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	T6IP<2:0>		—			
						bit 8
U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
			_		OC8IP<2:0>	
						bit 0
bit	W = Writable	oit	U = Unimplei	mented bit, read	d as '0'	
POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
Unimplemer	nted: Read as 'o	)'				
T6IP<2:0>: ⊺	imer6 Interrupt	Priority bits				
111 = Interru	pt is priority 7 (I	nighest priorit	y interrupt)			
•						
•						
001 = Interru	pt is priority 1					
000 <b>= Interru</b>	pt source is dis	abled				
Unimplemer	nted: Read as 'o	)'				
DMA4IP<2:0	>: DMA Channe	el 4 Data Trar	nsfer Complete	e Interrupt Priori	ty bits	
111 = Interru	pt is priority 7 (I	nighest priorit	y interrupt)			
•						
•						
• 001 = Interru	int is priority 1					
000 = Interru	pt source is dis	abled				
Unimplemer	nted: Read as 'o	)'				
OC8IP<2:0>:	: Output Compa	re Channel 8	Interrupt Prior	itv bits		
111 = Interru	pt is priority 7 (I	nighest priorit	y interrupt)	<b>,</b>		
•		0	,			
•						
•	unt in priority 1					
001 = Interru	ipt is priority. I ipt source is dis	abled				
	Unimplement U-0 U-0 Unimplement T6IP<2:0>: 1 111 = Interrut 001 = Interrut 000 = Interrut Unimplement DMA4IP<2:0 111 = Interrut 001 = Interrut 000 = Interrut 001 = Interrut 001 = Interrut 001 = Interrut 001 = Interrut 000 = Interrut 001 = Interrut 001 = Interrut	R/W-1   R/W-0     T6IP<2:0>     U-0     U-0     U-0     U-0     U-0     U-10     U-0     U-0     U-10     Image: Comparison of the state o	R/W-1   R/W-0   R/W-0     T6IP<2:0>     U-0   U-0     —   —     bit   W = Writable bit     POR   '1' = Bit is set     Unimplemented: Read as '0'     T6IP<2:0>: Timer6 Interrupt Priority bits     11 = Interrupt is priority 7 (highest priorit     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .	R/W-1   R/W-0   R/W-0   U-0     T6IP<2:0>      U-0   U-0   U-0   U-0     -   -   -   -     Ebit   W = Writable bit   U = Unimplemented:     POR   '1' = Bit is set   '0' = Bit is cle     Unimplemented:   Read as '0'     T6IP<2:0>:   Timer6 Interrupt Priority bits     111 = Interrupt is priority 7 (highest priority interrupt)     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     .     . <td>R/W-1   R/W-0   R/W-0   U-0   R/W-1     T6IP&lt;2:0&gt;   -   -   -   -     U-0   U-0   U-0   U-0   R/W-1     -   -   -   -   -     with   W = Writable bit   U = Unimplemented bit, read     POR   '1' = Bit is set   '0' = Bit is cleared     Unimplemented:   Read as '0'     T6IP&lt;2:0&gt;:   Timer6 Interrupt Priority bits     111 = Interrupt is priority 1   000 = Interrupt source is disabled     Unimplemented:   Read as '0'     DMA4IP&lt;2:0&gt;:   DMA Channel 4 Data Transfer Complete Interrupt Priori     111 = Interrupt is priority 7 (highest priority interrupt)   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .  <tr< td=""><td>R/W-1   R/W-0   R/W-0   U-0   R/W-1   R/W-0     T6IP&lt;2:0&gt;   -   DMA4IP&lt;2:0&gt;   DMA4IP&lt;2:0&gt;     U-0   U-0   U-0   R/W-1   R/W-0     -   -   -   OC8IP&lt;2:0&gt;     bit   W = Writable bit   U = Unimplemented bit, read as '0'     POR   '1' = Bit is set   '0' = Bit is cleared   x = Bit is unkn     Unimplemented:   Read as '0'   T6IP&lt;2:0&gt;: Timer6 Interrupt Priority bits   111 = Interrupt is priority 7 (highest priority interrupt)     .   .   .   .   .     001 = Interrupt is priority 1   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .</td></tr<></td>	R/W-1   R/W-0   R/W-0   U-0   R/W-1     T6IP<2:0>   -   -   -   -     U-0   U-0   U-0   U-0   R/W-1     -   -   -   -   -     with   W = Writable bit   U = Unimplemented bit, read     POR   '1' = Bit is set   '0' = Bit is cleared     Unimplemented:   Read as '0'     T6IP<2:0>:   Timer6 Interrupt Priority bits     111 = Interrupt is priority 1   000 = Interrupt source is disabled     Unimplemented:   Read as '0'     DMA4IP<2:0>:   DMA Channel 4 Data Transfer Complete Interrupt Priori     111 = Interrupt is priority 7 (highest priority interrupt)   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   .     .   .   . <tr< td=""><td>R/W-1   R/W-0   R/W-0   U-0   R/W-1   R/W-0     T6IP&lt;2:0&gt;   -   DMA4IP&lt;2:0&gt;   DMA4IP&lt;2:0&gt;     U-0   U-0   U-0   R/W-1   R/W-0     -   -   -   OC8IP&lt;2:0&gt;     bit   W = Writable bit   U = Unimplemented bit, read as '0'     POR   '1' = Bit is set   '0' = Bit is cleared   x = Bit is unkn     Unimplemented:   Read as '0'   T6IP&lt;2:0&gt;: Timer6 Interrupt Priority bits   111 = Interrupt is priority 7 (highest priority interrupt)     .   .   .   .   .     001 = Interrupt is priority 1   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .</td></tr<>	R/W-1   R/W-0   R/W-0   U-0   R/W-1   R/W-0     T6IP<2:0>   -   DMA4IP<2:0>   DMA4IP<2:0>     U-0   U-0   U-0   R/W-1   R/W-0     -   -   -   OC8IP<2:0>     bit   W = Writable bit   U = Unimplemented bit, read as '0'     POR   '1' = Bit is set   '0' = Bit is cleared   x = Bit is unkn     Unimplemented:   Read as '0'   T6IP<2:0>: Timer6 Interrupt Priority bits   111 = Interrupt is priority 7 (highest priority interrupt)     .   .   .   .   .     001 = Interrupt is priority 1   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .   .   .   .     .   .

# 7.4 Interrupt Setup Procedures

### 7.4.1 INITIALIZATION

To configure an interrupt source, do the following:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

# 7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development tool suite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

#### REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
_	_	_	_		I STCI		
bit 15					20101	1.0.0	bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
bit 7		1				I	bit 0
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12	Unimplement	ted: Read as '	)'				
bit 11-8	LSTCH<3:0>	: Last DMA Ch	annel Active t	pits			
	1111 = No DN	VA transfer has	s occurred sin	ice system Res	set		
	0111 = l ast d	lata transfer wa	as by DMA Ch	nannel 7			
	0110 = Last d	lata transfer wa	as by DMA Ch	nannel 6			
	0101 <b>= Last</b> d	lata transfer wa	as by DMA Ch	nannel 5			
	0100 = Last d	lata transfer wa	as by DMA Ch	annel 4			
	0011 = Last d	lata transfer wa	as by DIMA Cr as by DMA Ch	annel 2			
	0001 = Last d	lata transfer wa	as by DMA Ch	nannel 1			
	0000 <b>= Last d</b>	lata transfer wa	as by DMA Ch	nannel 0			
bit 7	PPST7: Chan	inel 7 Ping-Por	g Mode Statu	s Flag bit			
	1 = DMA7STE	B register selec	ted				
bit 6		A register selec	tea Ia Mada Statu	a Elag hit			
DILO		Register selec	ig Mode Statu tod	IS Flag bit			
	0 = DMA6STA	A register selec	ted				
bit 5	PPST5: Chan	inel 5 Ping-Por	g Mode Statu	s Flag bit			
	1 = DMA5STE	B register selec	ted				
	0 = DMA5STA	A register selec	ted				
bit 4	PPST4: Chan	inel 4 Ping-Por	g Mode Statu	is Flag bit			
	1 = DMA4STE 0 = DMA4STA	3 register selec	ted				
bit 3	PPST3: Chan	inel 3 Ping-Por	g Mode Statu	s Flag bit			
	1 = DMA3STE	3 register selec	ted	0			
	0 = DMA3STA	A register selec	ted				
bit 2	PPST2: Chan	inel 2 Ping-Por	g Mode Statu	s Flag bit			
	1 = DMA2STE 0 = DMA2STA	B register select A register select	ted ted				
bit 1	PPST1: Chan	nel 1 Ping-Por	g Mode Statu	s Flag bit			
	1 = DMA1STE	3 register selec	ted				
	0 = DMA1STA	A register selec	ted				
bit 0	PPST0: Chan	inel 0 Ping-Por	g Mode Statu	s Flag bit			
	1 = DMA0STE 0 = DMA0STA	B register select A register select	ted ted				

REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3												
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
T9MD	T8MD	T7MD	T6MD			—	—					
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0					
		—				I2C2MD	AD2MD					
bit 7							bit 0					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 15	<b>T9MD:</b> Timer 1 = Timer9 m	<b>T9MD:</b> Timer9 Module Disable bit 1 = Timer9 module is disabled										
	0 = Timer9 m	nodule is enable	ed									
bit 14	T8MD: Time	^r 8 Module Disal	ole bit									
	1 = Timer8 m 0 = Timer8 m	nodule is disable nodule is enable	ed ed									
bit 13	<b>T7MD:</b> Time: 1 = Timer7 m	7 Module Disal	ole bit ed									
hit 12	T6MD: Time	6 Module Disat	nle hit									
51(12	1 = Timer6 m 0 = Timer6 m	nodule is disable	ed ed									
bit 11-2	Unimplemer	nted: Read as '	0'									
bit 1	<b>12C2MD:</b> 12C 1 = 12C2 mod 0 = 12C2 mod	I2C2MD: I2C2 Module Disable bit 1 = I2C2 module is disabled 0 = I2C2 module is enabled										
bit 0	AD2MD: AD2	2 Module Disab	le bit									
	1 = AD2 mod 0 = AD2 mod	lule is disabled lule is enabled										

# 11.0 I/O PORTS

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

# 11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

Note: The voltage on a digital input pin can be between -0.3V to 5.6V.



#### REGISTER 16-1: PXTCON: PWM TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
PTEN	—	PTSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTOPS<3:0>			PTCK	PS<1:0>	PTMO	D<1:0>	
bit 7							bit 0

Legend:										
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read	as '0'						
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 15	PTEN: PWM	Time Base Timer Enable bit								
	1 = PWM time	e base is on								
		e base is off								
bit 14	Unimplemen	Unimplemented: Read as '0'								
bit 13	PTSIDL: PWM Time Base Stop in Idle Mode bit									
1 = PWM time base halts in CPU Idle mode										
		e base runs in CPU idie mod	e							
Dit 12-8	Unimplemen	Unimplemented: Read as '0'								
bit 7-4	PTOPS<3:0>	: PWM Time Base Output Po	ostscale Select bits							
	1111 <b>= 1:16</b> p	postscale								
	•									
	•									
	•									
	0001 = 1:2  pc	ostscale								
<b>h</b> it 0 0			aali Draaaala Calaat hita							
DIL 3-2		>: PVVIVI Time Base input Ci								
	11 = PWW un	he base input clock period is	16 Tex (1:16 prescale)							
	01 = PWM tin	he base input clock period is	4 TCY (1:4 prescale)							
	00 = PWM tim	ne base input clock period is	Tcy (1:1 prescale)							
bit 1-0	PTMOD<1:0>	·: PWM Time Base Mode Se	lect bits							
	11 = PWM tin PWM u	ne base operates in a Contin odates	uous Up/Down Count mode w	vith interrupts for double						
	10 = PWM tin	ne base operates in a Contin	uous Up/Down Count mode							
	01 = PWM tim	ne base operates in Single P	ulse mode							
	00 = PWM tin	ne base operates in a Free-F	Running mode							

#### REGISTER 16-12: PxDC1: PWM DUTY CYCLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	1<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 PDC1<15:0>: PWM Duty Cycle #1 Value bits

#### REGISTER 16-13: PxDC2: PWM DUTY CYCLE REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	2<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 PDC2<15:0>: PWM Duty Cycle #2 Value bits

NOTES:

# FIGURE 21-1: ECAN™ MODULE BLOCK DIAGRAM



#### REGISTER 21-24: CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVF0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **RXOVF<15:0>:** Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

#### REGISTER 21-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15  |         |         |         |         |         |         | bit 8   |

| R/C-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	C = Clear only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module pointed a write to a full buffer (set by module)

0 = Overflow is cleared (clear by application software)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
62	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	t,WREG	We = Rotate Left through Carry f	1	1	C,N,Z
64		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
04	RENC	RLNC	L f WDEC	WPEG = Pototo Loft (No Carry) f	1	1	N.Z
		RENC	L, WREG	Wid = Rotate Left (No Carry) We	1	1	N.Z
65	RRC	RRC	ແລ, ແບ f	f = Rotate Right through Carry f	1	1	CN7
		RRC	- f.WREG	WREG = Rotate Right through Carry f	1	1	C N 7
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C.N.Z
L	I	-		5 5 ,			-, ,=

#### TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

#### FIGURE 26-9: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS



#### FIGURE 26-10: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS



### TABLE 26-28: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions	
MP10	TFPWM	PWM Output Fall Time	—	_	_	ns	See parameter D032	
MP11	TRPWM	PWM Output Rise Time	—	-	_	ns	See parameter D031	
MP20	Tfd	Fault Input ↓ to PWM I/O Change	_	_	50	ns	_	
MP30	TFH	Minimum Pulse-Width	50	_	_	ns	_	

**Note 1:** These parameters are characterized but not tested in manufacturing.



#### TABLE 26-33: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions		
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tcy/2			ns	—		
SP11	TscH	SCKx Output High Time ⁽³⁾	Tcy/2	_	—	ns	—		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	_	_	ns	See parameter D032		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	—	—	_	ns	See parameter D031		
SP30	TdoF	SDOx Data Output Fall Time ⁽⁴⁾	—	—	_	ns	See parameter D032		
SP31	TdoR	SDOx Data Output Rise Time ⁽⁴⁾	—	—	—	ns	See parameter D031		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	20	—		ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20		_	ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.

#### © 2009 Microchip Technology Inc.

# 27.0 PACKAGING INFORMATION

# 27.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fla Temperature Ran Package — Pattern —	dsPIC 33 FJ 256 MC7 10 T I / PT - XXX nark	Examples: a) dsPIC33FJ64MC706I/PT: Motor Control dsPIC33, 64 KB program memory, 64-pin, Industrial temp., TQFP package.
Architecture:	33 = 16-bit Digital Signal Controller	
Flash Memory Family:	FJ = Flash program memory, 3.3V	
Product Group:	MC5 = Motor Control family MC7 = Motor Control family	
Pin Count:	06 = 64-pin 08 = 80-pin 10 = 100-pin	
Temperature Range:	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)	
Package:	PT = 10x10 or 12x12 mm TQFP (Thin Quad Flat- pack) PF = 14x14 mm TQFP (Thin Quad Flatpack)	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise)	