

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc510-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXMCX06/X08/X10 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXMCX06/X08/X10 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXMCX06/X08/X10 is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF)
- 2. Signed or unsigned DSP multiply (US)
- 3. Conventional or convergent rounding (RND)
- 4. Automatic saturation on/off for AccA (SATA)
- 5. Automatic saturation on/off for AccB (SATB)
- 6. Automatic saturation on/off for writes to data memory (SATDW)
- 7. Accumulator Saturation mode selection (ACCSAT)

Table 3-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 3-3.

.

TABLE 3-1:	DSP INSTRUCTIONS
	SUMMARY

. _ . _ . .

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	A = (x - y)2	No
EDAC	A = A + (x - y)2	No
MAC	A = A + (x * y)	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
MPY	A = x * y	No
MPY	A = x 2	No
MPY.N	A = - x * y	No
MSC	A = A - x * y	Yes

3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the MSb is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0. For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA:
 - AccA overflowed into guard bits
- 2. OB:

AccB overflowed into guard bits

3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB: AccB saturat

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- 5. OAB:
 - Logical OR of OA and OB
- 6. SAB:

Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when they and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 7.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain.

TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	—	-	CSIDL	ABAT	_	RE	EQOP<2:0	>	OPI	MODE<2:0	>	—	CANCAP	—	—	WIN	0480
C1CTRL2	0402	_	_	_	_	_	_	_	_	_	_	_		D	NCNT<4:0	>		0000
C1VEC	0404	_	_	_		F	ILHIT<4:0>			_				CODE<6:0	>			0000
C1FCTRL	0406	C	DMABS<2:0)>	—	_		—	—	—	—	—			FSA<4:0>			0000
C1FIFO	0408	_	_			FBP<	5:0>			_	_			FNRB	<5:0>			0000
C1INTF	040A	_	_	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	_	_	_	_	_	_	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRCN	T<7:0>							RERRCN	T<7:0>				0000
C1CFG1	0410	_	_	_	_	_	_	_	_	SJW<	1:0>			BRP<	<5:0>			0000
C1CFG2	0412	_	WAKFIL	_	_	_	SE	G2PH<2:0)>	SEG2PHTS	SAM	S	EG1PH<2	:0>	F	RSEG<2:0)>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MSI	K<1:0>	F6MS	< <1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK-	<1:0>	F2MS	< <1:0>	F1MS	<<1:0>	F0MS	K<1:0>	0000
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	K<1:0>	F11MSK	<1:0>	F10MS	K<1:0>	F9MSH	<<1:0>	F8MS	K<1:0>	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E							See	e definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABAT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PF	RI<1:0>	0000
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABAT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABAT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TXABAT6	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PF	RI<1:0>	xxxx
C1RXD	0440								Received	Data Word								xxxx
C1TXD	0442		Transmit Data Word xxxx															

Legend:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: PORTC REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02CC	TRISC15	TRISC14	TRISC13	TRISC12	—	_	—	-	-	_	_	TRISC4	TRISC3	TRISC2	TRISC1	-	F01E
PORTC	02CE	RC15	RC14	RC13	RC12	_	_	_	-	-	_	_	RC4	RC3	RC2	RC1	_	xxxx
LATC	02D0	LATC15	LATC14	LATC13	LATC12		_		_	_	_	_	LATC4	LATC3	LATC2	LATC1	_	xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-29: PORTD REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISD	02D2	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
PORTD	02D4	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
LATD	02D6	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
ODCD	06D2	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-30: PORTE REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02D8	—	-	—	—	-	-	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	01FF
PORTE	02DA	_	_	_	_	_	—	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
LATE	02DC	_	_	_	_	_	_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-31: PORTF REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISF	02DE	—	—	TRISF13	TRISF12	—	_	—	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
PORTF	02E0	_	—	RF13	RF12	—	_	_	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	XXXX
LATF	02E2	_	_	LATF13	LATF12	—	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	XXXX
ODCF	06DE	_	_	ODCF13	ODCF12	_	_	_	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

DS70287C-page 61

5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXMCX06/X08/X10 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- 2. Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJXXXMCX06/X08/X10 device to be serially programmed while in the end application circuit. This is simply done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user can write program memory data by blocks (or 'rows') of 64 instructions (192 bytes) at a time or by single program memory word; and the user can erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.



R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	_	_	_	_	_
bit 15							bit 8
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
—	ERASE	—			NVMOP	<3:0> ⁽²⁾	
bit 7							bit 0
Legena:	L :4	SO = Settable				(0)	
R = Readable		vv = vvritable	DIL	$0^{\circ} = 0^{\circ}$	mented bit, read	as U	2011/2
	OR				areu		IOWII
bit 15	WR: Write Co	ontrol bit					
	1 = Initiates a	a Flash memor	v program or	erase operation	on. The operation	on is self-timed	and the bit is
	cleared b	by hardware on	ce operation	is complete	·		
	0 = Program	or erase opera	tion is compl	ete and inactive	е		
bit 14	WREN: Write	Enable bit					
	1 = Enable F	·lash program/e	rase operation	ons			
hit 13	WRERR: Write	te Sequence Fi	ror Flag hit	15			
bit io	1 = An impro	per program or	erase seque	ence attempt or	termination has	occurred (bit i	s set
	automati	cally on any se	t attempt of th	ne WR bit)			
	0 = The prog	ram or erase o	peration com	pleted normally	ý		
bit 12-7	Unimplemen	ted: Read as ')'				
bit 6	ERASE: Eras	se/Program Ena	able bit				
	1 = Perform	the erase operation of the program o	ation specifie	d by NVMOP<:	3:0> on the next	WR command	l
bit 5-4		uted: Read as '	a'				
bit 3-0	NVMOP<3:02	NVM Operation	on Select bit	_S (2)			
	If ERASE = 1	.:		-			
	1111 = Mem	ory bulk erase o	operation				
	1110 = Rese	rved	1				
	1101 = Erase	e General Segn	ent				
	1011 = Rese	rved					
	0011 = No o p	peration					
	0010 = Memore	ory page erase	operation				
	0000 = Erase	e a single Confi	guration regis	ster byte			
			_ 0				
		<u>eration</u>					
	1110 = Rese	rved					
	1101 = No o p	peration					
	1100 = No op	peration					
	0011 = Mem	ory word proara	m operation				
	0010 = No o p	peration	- F				
	0001 = Memo	ory row program	n operation	alatan ka C			
	0000 = Prog r	ram a single Co	ntiguration re	egister byte			
Note 1: Th	nese bits can on	nly be reset on I	POR.				

NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

REGISTER 5-1:

REGISTER 7-24:	IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9
----------------	--

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC5IP<2:0>	-			IC4IP<2:0>	-
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC3IP<2:0>		—		DMA3IP<2:0>	h:1.0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	Unimpleme	nted: Read as 'c)'				
bit 14-12	IC5IP<2:0>:	Input Capture C	hannel 5 Inte	errupt Priority b	its		
	111 = Interr	upt is priority 7 (h	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1	blod				
bit 11		upt source is use	,				
bit 10-8		Input Canture C	, hannel 4 Inte	rrunt Priority h	its		
	111 = Interr	upt is priority 7 (h	highest priorit	v interrupt)			
	•		0 1	, ,			
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 7	Unimpleme	nted: Read as 'c)'				
bit 6-4	IC3IP<2:0>:	Input Capture C	hannel 3 Inte	errupt Priority b	its		
	111 = Interr	upt is priority 7 (h	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1	blad				
hit 3		upt source is disa	,				
bit 2-0			' Al 3 Data Trai	nsfer Complete	Interrunt Pric	vrity hite	
bit 2-0	111 = Interr	upt is priority 7 (h	highest priorit	v interrupt)	interrupt i ne	JILY DILS	
	•			,,			
	•						
	• 001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0					
CHEN	SIZE	DIR	HALF	NULLW	—	—	_					
bit 15							bit 8					
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0					
	—	AMOD	E<1:0>	—	—	MODE	Ξ<1:0>					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
												
bit 15	CHEN: Chan	nel Enable bit										
	1 = Channel e 0 = Channel e	enabled disabled										
bit 14	SIZE: Data Transfer Size bit											
2	1 = Byte											
	0 = Word	0 = Word										
bit 13	DIR: Transfer	Direction bit (s	source/destin	ation bus selec	t)							
	1 = Read fron 0 = Read fron	n DMA RAM ao n peripheral ad	ddress; write dress; write t	to peripheral ac o DMA RAM ac	ddress ddress							
bit 12	HALF: Early I	Block Transfer	Complete Int	errupt Select b	it							
	1 = Initiate blo	ock transfer co	mplete interru	pt when half of	f the data has be	een moved						
	0 = Initiate blo	ock transfer co	mplete interru	pt when all of t	the data has bee	en moved						
bit 11	NULLW: Null	Data Periphera	al Write Mode	e Select bit								
	1 = Null data 0 = Normal or	write to periphe peration	eral in additio	n to DMA RAM	l write (DIR bit n	nust also be cle	∍ar)					
bit 10-6	Unimplemen	ted: Read as '	0'									
bit 5-4	AMODE<1:0>	: DMA Chann	el Operating	Mode Select bi	ts							
	11 = Reserve	d										
	10 = Peripher	al Indirect Add	ressing mode	e ent mode								
	01 = Register Indirect without Post-Increment mode 00 = Register Indirect with Post-Increment mode											
bit 3-2	Unimplemented: Read as '0'											
bit 1-0	MODE<1:0>:	DMA Channel	Operating M	ode Select bits								
	11 = One-Sho	ot, Ping-Pong r	nodes enable	ed (one block tr	ansfer from/to e	ach DMA RAM	l buffer)					
	10 = Continuous, Ping-Pong modes enabled											
	01 = One-Sho	ot, Ping-Pong r	nodes disable i modes disal	ea bled								

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

NOTES:



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FBOV4H	FBOV4L	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FBOV1L
bit 15							bit 8
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTBM				FBEN4 ⁽¹⁾	FBEN3 ⁽¹⁾	FBEN2 ⁽¹⁾	FBEN1 ⁽¹⁾
bit 7							bit 0
r							
Legend:							
R = Readable bit W = Writable bit				U = Unimplen	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15-8	FBOVxH<4:1	>:FBOVxL<4:	1>: Fault Inpu	t B PWM Over	ride Value bits		
	1 = The PWM	l output pin is d	riven active o	n an external F	Fault input even	t	
bit 7	ELTRM: Fault	t B Mode bit		on an external		, i i i	
	1 = The Fault	B input pin fun	ctions in the (Cycle-by-Cycle	mode		
	0 = The Fault	B input pin late	ches all contro	ol pins to the st	ates programme	ed in FLTBCON	\ <15:8>
bit 6-4	Unimplemen	ted: Read as 'o)'				
bit 3	FBEN4: Fault	Input B Enable	e bit ⁽¹⁾				
	1 = PWM4H/F	PWM4L pin pai	r is controlled	by Fault Input	В		
	0 = PWM4H/F	PWM4L pin pai	r is not contro	lled by Fault In	put B		
bit 2	FBEN3: Fault	Input B Enable	e bit ⁽¹⁾				
	1 = PWM3H/F	PWM3L pin pai	r is controlled	by Fault Input	B		
L :1 4		VVIVI3L pin pai		lied by Fault in	put B		
DILI			e Dill ^{er}	by Foult Input	D		
	1 = PWM2H/F 0 = PWM2H/F	PWM2L pin pai PWM2L pin pai	r is not contro	lled by Fault Input	put B		
bit 0	FBEN1: Fault	Input B Enable	e bit ⁽¹⁾				
-	1 = PWM1H/F	PWM1L pin pai	r is controlled	by Fault Input	В		
	0 = PWM1H/F	PWM1L pin pai	r is not contro	lled by Fault In	put B		

REGISTER 16-10: PxFLTBCON: FAULT B CONTROL REGISTER

Note 1: Fault A pin has priority over Fault B pin, if enabled.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16
bit 7							bit 0

REGISTER 22-7: ADxCSSH: ADCx INPUT SCAN SELECT REGISTER HIGH^(1,2)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

- CSS<31:16>: ADC Input Scan Selection bits
 - 1 =Select ANx for input scan
 - 0 = Skip ANx for input scan
- **Note 1:** On devices without 32 analog inputs, all ADxCSSH bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 16 through 31.

REGISTER 22-8: ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8		
bit 15					•		bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0		
bit 7					•		bit 0		
Legend:									
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, read	d as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown					

bit 15-0

CSS<15:0>: ADC Input Scan Selection bits 1 = Select ANx for input scan

- 0 = Skip ANx for input scan
- **Note 1:** On devices without 16 analog inputs, all ADxCSSL bits may be selected by user. However, inputs selected for scan without a corresponding input on device will convert VREFL.
 - **2:** CSSx = ANx, where x = 0 through 15.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Operating Voltage									
DC10	Supply Voltage								
	Vdd		3.0	—	3.6	V	—		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	—	_	V	—		
DC16	VPOR	V DD Start Voltage⁽⁴⁾ to ensure internal Power-on Reset signal	_	_	Vss	V	_		
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	_	V/ms	0-3.0V in 0.1s		
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25		2.75	V	Voltage is dependent on load, temperature and VDD		

TABLE 26-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

4: VDD voltage must remain at Vss for a minimum of 200 µs to ensure POR.

TABLE 26-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS			Standard ((unless ot Operating	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	aram Symbol Characteristic		Min	Typ ⁽¹⁾	Мах	Units	Conditions		
OS50	Fplli	PLL Voltage Controlle Oscillator (VCO) Inpu Frequency Range ⁽²⁾	ed It	0.8	_	8.0	MHz	ECPLL, HSPLL, XTPLL modes	
OS51	Fsys	On-Chip VCO Systen Frequency	n	100	—	200	MHz	—	
OS52	TLOCK	PLL Start-up Time (Lo	ock Time)	0.9	1.5	3.1	ms	—	
OS53	DCLK	CLKO Stability (Jitter)	CLKO Stability (Jitter)		0.5	3.0	%	Measured over 100 ms period	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 26-18: AC CHARACTERISTICS: INTERNAL FRC ACCURACY

АС СНА	RACTERISTICS	Standa Operatir	r d Opera ig temper	ting Con ature	ditions: 3 -40°C	3.0V to 3.6V (unless of \leq TA \leq +85°C for Indus	nerwise stated) strial		
Param No.	ⁿ Characteristic Min Typ Max Units Conditions			tions					
	Internal FRC Accuracy @ FRC Frequency = 7.37 MHz ^(1,2)								
F20	FRC	-2	—	+2	%	$-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6V			

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

2: FRC set to initial frequency of 7.37 MHz (+1-2%) at 25° C FRC.

TABLE 26-19: INTERNAL LPRC ACCURACY

АС СН	ARACTERISTICS	Standar Operatir	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param Characteristic No.		Min	Тур	Max	Units	Condi	tions		
	LPRC @ 32.768 kHz ⁽¹⁾								
F21		-20	±6	+20	%	$-40^\circ C \le T_A \le +85^\circ C$	VDD = 3.0-3.6V		

Note 1: Change of LPRC frequency as VDD changes.





TABLE 26-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions					
OC15	Tfd	Fault Input to PWM I/O Change			50	ns	_	
OC20	TFLT	Fault Input Pulse-Width	50		_	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 26-9: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS



FIGURE 26-10: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS



TABLE 26-28: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions	
MP10	TFPWM	PWM Output Fall Time	—	_	_	ns	See parameter D032	
MP11	TRPWM	PWM Output Rise Time	—	-	_	ns	See parameter D031	
MP20	Tfd	Fault Input ↓ to PWM I/O Change	_	_	50	ns	_	
MP30	TFH	Minimum Pulse-Width	50	_	_	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E		0.40 BSC		
Contact Pad Spacing	C1		13.40		
Contact Pad Spacing	C2		13.40		
Contact Pad Width (X100)	X1			0.20	
Contact Pad Length (X100)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

APPENDIX A: REVISION HISTORY

Revision A (June 2007)

Initial release of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text.

The major changes are referenced by their respective section in the following table.

Section Name	Update Description
Section 3.0 "Memory Organization"	Updated Change Notification Register Map table title to reflect application with dsPIC33FJXXXMCX10 devices (Table 3-2).
	Added Change Notification Register Map tables (Table 3-3 and Table 3-4) for dsPIC33FJXXXMCX08 and dsPIC33FJXXXMCX06 devices, respectively.
	Updated SFR names in 8-Output PWM Register Map (Table 3-9).
	Updated SFR names in QEI Register Map (Table 3-10).
	Updated the bit range for AD1CON3 (ADCS<7:0>) in the ADC1 Register Map and added Note 1 (Table 3-17).
	Updated the bit range for AD2CON3 (ADCS<7:0>) in the ADC2 Register Map (Table 3-18).
	Updated the Reset value for C1FEN1 (FFFF) in the ECAN1 Register Map When C1CTRL1.WIN = 0 or 1 (Table 3-20).
	Updated the Reset value for C2FEN1 (FFFF) in the ECAN2 Register Map When C2CTRL1.WIN = 0 or 1 and updated the title to reflect application for dsPIC33FJXXXMC708/710 devices (Table 3-23).
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 0 to reflect application toward dsPIC33FJXXXMC708/710 devices (Table 3-24).
	Updated the title for the ECAN2 Register Map When C2CTRL1.WIN = 1 to reflect application with dsPIC33FJXXXMC708/710 devices (Table 3-25).
	Updated Reset value for TRISA (C6FF) and changed the bit 12 and bit 13 values for all File Names to unimplemented in the PORTA Register Map (Table 3-26).
	Added PMD Register Map (Table 4-35).
Section 5.0 "Reset"	Added POR and BOR references in Reset Flag Bit Operation (Table 5-1).
Section 7.0 "Direct Memory Access (DMA)"	Updated the table cross-reference in Note 2 in the DMAxREQ register (Register 7-2).

TABLE A-1: MAJOR SECTION UPDATES

NOTES: