

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc510t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)											
Pin Name	Pin Type	Buffer Type	Description								
RA0-RA7	I/O	ST	PORTA is a bidirectional I/O port.								
RA9-RA10	I/O	ST									
RA12-RA15	I/O	ST									
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.								
RC1-RC4	I/O	ST	PORTC is a bidirectional I/O port.								
RC12-RC15	I/O	ST									
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.								
RE0-RE9	I/O	ST	PORTE is a bidirectional I/O port.								
RF0-RF8	I/O	ST	PORTF is a bidirectional I/O port.								
RF12-RF13		_									
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.								
RG6-RG9	I/O	ST									
RG12-RG15	I/O	ST									
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.								
SDI1	I	ST	SPI1 data in.								
SDO1	0	_	SPI1 data out.								
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.								
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.								
SDI2	I	ST	SPI2 data in.								
SDO2	0	-	SPI2 data out.								
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.								
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.								
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.								
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.								
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.								
SOSCI		ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.								
SOSCO	0		32.768 kHz low-power oscillator crystal output.								
TMS	I	ST	JTAG Test mode select pin.								
TCK	I	ST	JTAG test clock input pin.								
TDI		ST	JTAG test data input pin.								
TDO	0	—	JTAG test data output pin.								
T1CK											
	I	ST	Timer1 external clock input.								
T2CK		ST	Timer2 external clock input.								
T2CK T3CK		ST ST	Timer2 external clock input. Timer3 external clock input.								
T2CK T3CK T4CK		ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input.								
T2CK T3CK T4CK T5CK		ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input.								
T2CK T3CK T4CK T5CK T6CK		ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input.								
T2CK T3CK T4CK T5CK T6CK T7CK		ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK		ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK		ST ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK <u>U1CTS</u>		ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK <u>U1CTS</u> U1RTS		ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RTS U1RX	 	ST ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RTS U1RX U1TX	 	ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send. UART1 receive.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RTS U1RX U1TX U2CTS	 	ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send. UART1 receive. UART1 transmit.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RX U1TX U2CTS U2RTS U2RX	 	ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send. UART1 receive. UART1 transmit. UART2 clear to send. UART2 ready to send. UART2 ready to send. UART2 receive.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RX U1TX U2CTS U2RTS U2RX		ST ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 receive. UART1 receive. UART1 transmit. UART2 clear to send. UART2 ready to send. UART2 ready to send.								
T2CK T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RX U1TX U2CTS U2RTS U2RX U2TX VDD	 	ST ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send. UART1 transmit. UART2 clear to send. UART2 ready to send. UART2 ready to send. UART2 ready to send. UART2 receive.								
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RX U1RX U1TX U2CTS U2RTS U2RX U2TX		ST ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. UART1 clear to send. UART1 ready to send. UART1 receive. UART1 transmit. UART2 clear to send. UART2 ready to send. UART2 receive. UART2 transmit.								

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

3.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated – but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly. For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts and between bit positions 0 to 16 for left shifts.

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXMCX10 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_		_	_	_	_	_	_	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	_	_	_	_	_	-	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXMCX08 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	_	_	_	_	—		_	_		CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	_	_	_	_	_	_	_	-	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXMCX06 DEVICES

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	_	_	_	_	_	_	_	_	_	CN21IE	CN20IE	-	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	_	_	_	_	_	_	_	_	_	CN21PUE	CN20PUE	_	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER											
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
 bit 15	_		_	_		_	bit bit				
							DIL				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
C2TXIF	C1TXIF	DMA7IF	DMA6IF		U2EIF	U1EIF	FLTBIF				
bit 7							bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-8	Unimplemen	ted: Read as '	0'								
bit 7	C2TXIF: ECA	N2 Transmit D	ata Request I	nterrupt Flag S	Status bit						
		request has oc									
h # 0	•	request has no									
bit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit 1 = Interrupt request has occurred										
		request has no									
bit 5	DMA7IF: DM	A Channel 7 D	ata Transfer C	Complete Interr	upt Flag Status	bit					
		request has oc									
		request has no									
bit 4				Complete Interr	upt Flag Status	bit					
	•	request has oc request has no									
bit 3		ted: Read as '									
bit 2	•	2 Error Interru		bit							
5112		request has oc									
		request has no									
bit 1	U1EIF: UART	⁻ 1 Error Interru	pt Flag Status	bit							
	•	request has oc									
L H 0		request has no		. .							
bit 0	FLTBIF: PWM Fault B Interrupt Flag Status bit 1 = Interrupt request has occurred										
		request has oc request has no									

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	—		DMA1IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		AD1IP<2:0>	10000		10.00	U1TXIP<2:0>	10000
bit 7		7.B 111 2.0				011741 2.0	bit (
Legend:							
R = Readat		W = Writable b	oit	U = Unimpler			
-n = Value a	n = Value at POR '1' = Bit is set				ared	x = Bit is unkn	own
bit 15-11	-	nted: Read as 'o			–		
bit 10-8)>: DMA Channe		-	Interrupt Pric	ority bits	
	111 = Interru	upt is priority 7 (h	ighest priorit	y interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	ibled				
bit 7		nted: Read as '0					
bit 6-4	AD1IP<2:0>	: ADC1 Convers	ion Complete	e Interrupt Prior	rity bits		
		upt is priority 7 (h	-				
	•		•	,			
	•						
	•	unt in priority d					
		upt is priority 1	bled				
hit 3	000 = Interru	upt source is disa					
	000 = Interru Unimpleme	upt source is disa nted: Read as 'o	,	nt Priority hite			
	000 = Interru Unimplemen U1TXIP<2:0	upt source is disa nted: Read as 'o >: UART1 Trans	, mitter Interru				
	000 = Interru Unimplemen U1TXIP<2:0	upt source is disa nted: Read as 'o	, mitter Interru				
bit 3 bit 2-0	000 = Interru Unimplemen U1TXIP<2:0	upt source is disa nted: Read as 'o >: UART1 Trans	, mitter Interru				
	000 = Interru Unimplemen U1TXIP<2:0 111 = Interru • •	upt source is disa nted: Read as 'o >: UART1 Trans upt is priority 7 (h	, mitter Interru				
	000 = Intern Unimplemen U1TXIP<2:0 111 = Intern	upt source is disa nted: Read as 'o >: UART1 Trans	, mitter Interru ighest priorit				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		OC7IP<2:0>				OC6IP<2:0>						
bit 15	·						bit					
11.0				11.0								
U-0	R/W-1	R/W-0 OC5IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 IC6IP<2:0>	R/W-0					
bit 7		00011 12.0				10011 12.0	bit					
Legend: R = Readab	la hit	\\/ = \\/ritabla	- i+		montod hit roc	vd ee '0'						
-n = Value a		W = Writable I '1' = Bit is set	JIL	'0' = Bit is cle	mented bit, rea	x = Bit is unkn	own					
							lowin					
bit 15	Unimpleme	nted: Read as 'o)'									
bit 14-12	OC7IP<2:0>	Output Compa	re Channel	7 Interrupt Prior	rity bits							
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										
		upt source is disa										
bit 11	-	nted: Read as 'o										
bit 10-8	OC6IP<2:0>: Output Compare Channel 6 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	111 = Interr	upt is priority 7 (r	highest priori	ty interrupt)								
	•											
	•											
		upt is priority 1										
L:1 7		upt source is disa										
bit 7	-	nted: Read as 'o		- Interrupt Drie	uitu a bita							
bit 6-4		Output Compa upt is priority 7 (I			rity dits							
	•		lighest phon	ty interrupt)								
	•											
	•											
		upt is priority 1 upt source is disa	abled									
bit 3		nted: Read as 'o										
bit 2-0	-	Input Capture C		errupt Priority b	oits							
		upt is priority 7 (I										
	•											
	•											
	• 001 = Interr	upt is priority 1										

REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW		_	
bit 15	·						bit
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	_	AMOD	E<1:0>			MODE	-
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15		nel Enable bit					
	1 = Channel 0 = Channel						
bit 14		ransfer Size bi	۰.				
DIL 14	1 = Byte		L				
	0 = Word						
bit 13	DIR: Transfe	r Direction bit (source/destina	ation bus select))		
			•	to peripheral ad o DMA RAM ad			
bit 12	HALF: Early	Block Transfer	Complete Inte	errupt Select bit			
			•	pt when half of pt when all of th			
bit 11	NULLW: Nul	l Data Peripher	al Write Mode	Select bit			
	1 = Null data 0 = Normal o		eral in additio	n to DMA RAM	write (DIR bit	must also be cle	ar)
bit 10-6	Unimplemer	ted: Read as '	0'				
bit 5-4	AMODE<1:0	>: DMA Chann	el Operating I	Mode Select bits	6		
	11 = Reserve						
		ral Indirect Ado r Indirect witho					
	•	r Indirect with F					
bit 3-2	•	ted: Read as '					
bit 1-0	MODE<1:0>	DMA Channe	I Operating M	ode Select bits			
					nsfer from/to	each DMA RAM	buffer)
		ous, Ping-Pong	g modes enab	led			
		ot, Ping-Pong					

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/W-0	U-0						
FORCE ⁽¹⁾	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0						
—	IRQSEL6 ⁽²⁾	IRQSEL5 ⁽²⁾	IRQSEL4 ⁽²⁾	IRQSEL3 ⁽²⁾	IRQSEL2 ⁽²⁾	IRQSEL1 ⁽²⁾	IRQSEL0 ⁽²⁾
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15 **FORCE:** Force DMA Transfer bit⁽¹⁾

1 = Force a single DMA transfer (Manual mode)

0 = Automatic DMA transfer initiation by DMA request

bit 14-7 Unimplemented: Read as '0'

- bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾ 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ
 - **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: See Table 8-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

bit 15							bit 8
_	—	OCSIDL	—	—	—	—	
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0

U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	_	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

Legend:	HC = Hardware Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	 = Output Compare x halts in CPU Idle mode = Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	OCTSEL: Output Compare Timer Select bit
	1 = Timer3 is the clock source for Compare x
	0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	111 = PWM mode on OCx, Fault pin enabled
	110 = PWM mode on OCx, Fault pin disabled
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
	 100 = Initialize OCx pin low, generate single output pulse on OCx pin 011 = Compare event toggles OCx pin
	010 = Initialize OCx pin high, compare event forces OCx pin low
	001 = Initialize OCx pin low, compare event forces OCx pin high
	000 = Output compare channel is disabled

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Quadrature Encoder Interface (QEI)" (DS70208) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

This section describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data. The operational features of the QEI include the follow-ing:

- Three input channels for two phase signals and an index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- · Quadrature Encoder Interface interrupts

The QEI module's operating mode is determined by setting the appropriate bits, QEIM<2:0> (QEICON<10:8>). Figure 17-1 depicts the Quadrature Encoder Interface block diagram.



FIGURE 17-1: QUADRATURE ENCODER INTERFACE BLOCK DIAGRAM

21.3 Modes of Operation

The CAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization Mode
- Disable Mode
- Normal Operation Mode
- Listen Only Mode
- Listen All Messages Mode
- Loopback Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control Registers
- Baud Rate and Interrupt Configuration Registers
- Bus Timing Registers
- Identifier Acceptance Filter Registers
- Identifier Acceptance Mask Registers

21.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module will enter the Module Disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins will revert to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

21.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CiTX and CiRX pins.

21.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

21.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

21.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7	·				•	•	bit 0
Legend:							
R = Readable	bit	W = Writable	hit	II = I Inimpler	mented hit read	as '0'	

REGISTER 21-29: CiTRBnDLC: ECAN™ BUFFER n DATA LENGTH CONTROL (n = 0, 1, ..., 31)

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-10	EID<5:0>: Extended Identifier bits
bit 9	RTR: Remote Transmission Request bit
	 1 = Message will request remote transmission 0 = Normal message
bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

REGISTER 21-30: CiTRBnDm: ECANTM BUFFER n DATA FIELD BYTE m (n = 0, 1, ..., 31; m = 0, 1, ..., 7)⁽¹⁾

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRBnDm7 | TRBnDm6 | TRBnDm5 | TRBnDm4 | TRBnDm3 | TRBnDm2 | TRBnDm1 | TRBnDm0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **TRBnDm<7:0>:** Data Field Buffer 'n' Byte 'm' bits

Note 1: The Most Significant Byte contains byte (m + 1) of the buffer.





DC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
	VIL	Input Low Voltage							
DI10		I/O pins	Vss	—	0.2 Vdd	V			
DI15		MCLR	Vss	_	0.2 VDD	V			
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 VDD	V			
DI18		I/O Pins with I ² C	Vss	_	0.3 VDD	V	SMbus disabled		
DI19		I/O Pins with I ² C	Vss	—	0.2 VDD	V	SMbus enabled		
	Viн	Input High Voltage							
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	0.8 Vdd 0.8 Vdd	_	Vdd 5.5	V V			
		I/O Pins Not 5V Tolerant ⁽⁴⁾ I/O Pins 5V Tolerant ⁽⁴⁾	2 2	_	Vdd 5.5	V V	VDD = 3.3V VDD = 3.3V		
DI26		I/O Pins with OSC1 or SOSCI	0.7 Vdd	_	Vdd	V			
DI28		I/O Pins with I ² C	0.7 Vdd	_	5.5	V	SMbus disabled		
DI29		I/O Pins with I ² C	0.8 Vdd	_	5.5	V	SMbus enabled		
	ICNPU	CNx Pull-up Current							
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS		
	lı∟	Input Leakage Current ^(2,3)							
DI50		I/O Pins	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance		
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	—	—	±2	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance		
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±2	μA	Shared with external reference pins		
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±3.5	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance		
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±8	μA	Analog pins shared with external reference pins		
DI55		MCLR	_	_	±2	μA	$Vss \le Vpin \le Vdd$		
DI56		OSC1	_	—	±2	μA	$Vss \le VPIN \le VDD,$ XT and HS modes		

TABLE 26-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for a list of 5V tolerant pins.



FIGURE 26-12: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS

TABLE 26-30: QEI INDEX PULSE TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol Characteristic		₂ (1)	Min	Max	Units	Conditions
TQ50	TqIL	Filter Time to Recognize Low, with Digital Filter		3 * N * Tcy	I	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ51	TqiH	Filter Time to Recognize High, with Digital Filter		3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ55	Tqidxr	Index Pulse Recognized Counter Reset (ungated		3 TCY		ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on falling edge.



FIGURE 26-14: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 26-32: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS (U			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +85°C for Industrial				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscL	SCKx Output Low Time	Tcy/2	—	-	ns	See Note 3
SP11	TscH	SCKx Output High Time	Tcy/2	_		ns	See Note 3
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter D032 and Note 4
SP21	TscR	SCKx Output Rise Time	—	—		ns	See parameter D031 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	—		ns	See parameter D032 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter D031 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—		ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

NOTES:

NOTES:

INDEX

1	١
^	•

A/D Converter	2/1
DMA	
Initialization	
Key Features	
AC Characteristics	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC11 Register Map	
ADC2 Register Map	
Alternate Interrupt Vector Table (AIVT)	85
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

В

Barrel Shifter	33
Bit-Reversed Addressing	66
Example	67
Implementation	
Sequence Table (16-Entry)	67
Block Diagrams	
16-bit Timer1 Module	
A/D Module	
Connections for On-Chip Voltage Regulator	
Device Clock	
DSP Engine	
dsPIC33F	
dsPIC33F CPU Core	
ECAN Module	
Input Capture	
Output Compare	
PLL	
PWM Module	
Quadrature Encoder Interface	
Reset System	
Shared Port Structure	
SPI	
Timer2 (16-bit)	
Timer2/3 (32-bit)	
UART	
Watchdog Timer (WDT)	

С

C Compilers	
MPLAB C18	
MPLAB C30	
Clock Switching	151
Enabling	151
Sequence	151
Code Examples	
Erasing a Program Memory Page	
Initiating a Programming Sequence	77
Loading Write Buffers	77
Port Write/Read	
PWRSAV Instruction Syntax	153
Code Protection	253, 260
Configuration Bits	
Configuration Register Map	
Configuring Analog Port Pins	162
CPU	
Control Register	

CPU Clocking System	144
Options	
Selection	
Customer Change Notification Service	335
Customer Notification Service	335
Customer Support	335

D

U	
Data Accumulators and Adder/Subtractor	31
Data Space Write Saturation	33
Overflow and Saturation	31
Round Logic	32
Write Back	32
Data Address Space	37
Alignment	
Memory Map for dsPIC33FJXXXMCX06/X08/X10	De-
vices with 16 KB RAM	39
Memory Map for dsPIC33FJXXXMCX06/X08/X10	
vices with 30 KB RAM	
Memory Map for dsPIC33FJXXXMCX06/X08/X10	De-
vices with 8 KB RAM	38
Near Data Space	37
Software Stack	63
Width	37
DC Characteristics	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Operating Current (IDD)	276
Power-Down Current (IPD)	278
Program Memory	
Temperature and Voltage Specifications	275
Development Support	269
DMA Module	
DMA Register Map	
DMAC Registers	
DMAxCNT	134
DMAxCON	134
DMAxPAD	
DMAxREQ	
DMAxSTA	134
DMAxSTB	
DSP Engine	29
Multiplier	31

Е

ECAN Module	
CiFMSKSEL2 register 2	233
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)	55
ECAN1 Register Map (C1CTRL1.WIN = 0)	55
ECAN1 Register Map (C1CTRL1.WIN = 1)	56
ECAN2 Register Map (C2CTRL1.WIN = 0 or 1)	58
ECAN2 Register Map (C2CTRL1.WIN = 0) 58,	59
Frame Types2	
Modes of Operation 2	217
Overview	215
ECAN Registers	
Filter 15-8 Mask Selection Register (CiFMSKSEL2) 2	233
Electrical Characteristics 2	273
AC	282
Enhanced CAN Module 2	215
Equations	
Device Operating Frequency1	
Errata	11