

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	53
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc706t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



Table of Contents

deDIC22E Dreduct Families	2
1.0 Device Overview	
2.0 Guidelines for Getting Started with 16-Bit Digital Signal Controllers	10
3.0 CPU	
4.0 Memory Organization	35
5.0 Flash Program Memory	73
6.0 Reset	70
7.0 Interrupt Controller	85
8.0 Direct Memory Access (DMA)	133
9.0 Oscillator Configuration	143
10.0 Power-Saving Features	153
11.0 I/O Ports	
12.0 Timer1	163
13.0 Timer2/3. Timer4/5. Timer6/7 and Timer8/9	
14.0 Input Capture	
15.0 Output Compare	
16.0 Motor Control PWM Module	
17.0 Quadrature Encoder Interface (QEI) Module	
18.0 Serial Peripheral Interface (SPI)	
19.0 Inter-Integrated Circuit [™] (I ² C [™])	
20.0 Universal Asynchronous Receiver Transmitter (UART)	
21.0 Enhanced CAN (ECAN™) Module	
22.0 10-Bit/12-Bit Analog-to-Digital Converter (ADC)	
23.0 Special Features	
24.0 Instruction Set Summary	
25.0 Development Support	
26.0 Electrical Characteristics	
27.0 Packaging Information	
Appendix A: Revision History	
Index	
The Microchip Web Site	
Customer Change Notification Service	
Customer Support	
Reader Response	
Product Identification System	





TABLE 4-13: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	_	_	_	_	_	_	_				UART	Transmit Re	gister				xxxx
U1RXREG	0226	_	_	_	_	_	_	_				UART	Receive Reg	gister				0000
U1BRG	0228							Bau	Baud Rate Generator Prescaler								0000	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEI	_<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	-	_	_				UART	Transmit Re	egister				xxxx
U2RXREG	0236	_	_	_	_	-	_	_				UART	Receive Re	egister				0000
U2BRG	0238		Baud Rate Generator Prescaler 00										0000					

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-15: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	—	—	—	—	—	—	SPIROV	—	—	—	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-16: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	—	SPISIDL	—	—	—	—	—	—	SPIROV	—	—	—	—	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	-	_	FRMDLY	_	0000
SPI2BUF	0268							SPI2 Tran	smit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	Notes
POR	EC, FRC, LPRC	TPOR + TSTARTUP + TRST	—		1, 2, 3
	ECPLL, FRCPLL	Tpor + Tstartup + Trst	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	Tost + Tlock	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, LPRC	TSTARTUP + TRST	—	_	3
	ECPLL, FRCPLL	Tstartup + Trst	TLOCK	TFSCM	3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	3, 4, 6
	XTPLL, HSPLL	TSTARTUP + TRST	Tost + Tlock	TFSCM	3, 4, 5, 6
MCLR	Any Clock	Trst	—	_	3
WDT	Any Clock	Trst	—	_	3
Software	Any Clock	Trst	—	_	3
Illegal Opcode	Any Clock	Trst	—	_	3
Uninitialized W	Any Clock	Trst	—	_	3
Trap Conflict	Any Clock	Trst			3

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

- **2:** TSTARTUP = Conditional POR delay of 20 μs nominal (if on-chip regulator is enabled) or 64 ms nominal Power-up Timer delay (if regulator is disabled). TSTARTUP is also applied to all returns from powered-down states, including waking from Sleep mode, if the regulator is enabled.
- 3: TRST = Internal state Reset time (20 µs nominal).
- **4:** Tos⊤ = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5**: TLOCK = PLL lock time (20 μs nominal).
- **6**: TFSCM = Fail-Safe Clock Monitor delay (100 μs nominal).

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) have a relatively long start-up time. Therefore, <u>one or more of the following conditions</u> is possible after SYSRST is released:

- · The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it begins to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device automatically switches to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, is automatically inserted after the POR and PWRT delay times. The FSCM does not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 500 μ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay prevents an oscillator failure trap at a device Reset when the PWRT is disabled.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
							_						
bit 15	-				-		bit 8						
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0						
C2TXIF	C1TXIF	DMA7IF	DMA6IF		U2EIF	U1EIF	FLTBIF						
bit 7							bit 0						
Legend:													
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'							
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown						
bit 15-8	Unimplemen	ted: Read as '	0'										
bit 7	C2TXIF: ECA	N2 Transmit D	ata Request	Interrupt Flag S	Status bit								
	1 = Interrupt r 0 = Interrupt r	request has occ request has not	currea t occurred										
bit 6	C1TXIF: FCA	0 = Interrupt request has not occurred											
5.00	1 = Interrupt r	request has oc	curred										
	0 = Interrupt r	request has not	t occurred										
bit 5	DMA7IF: DM	A Channel 7 D	ata Transfer (Complete Interr	rupt Flag Status	bit							
	1 = Interrupt r	request has oc	curred										
	0 = Interrupt r	request has not		~									
bit 4	DMAGIF: DM	A Channel 6 D	ata Transfer (Complete Interi	rupt Flag Status	bit							
	1 = Interrupt r 0 = Interrupt r	request has occurreduest has not	t occurred										
bit 3	Unimplemen	ted: Read as '	0'										
bit 2	U2EIF: UART	2 Error Interru	pt Flag Status	s bit									
	1 = Interrupt r	request has oc	curred										
	0 = Interrupt r	request has no	t occurred										
bit 1	U1EIF: UART	1 Error Interru	pt Flag Status	s bit									
	1 = Interrupt r	request has oc	curred										
		request has not	t occurred										
U JIC	TLIBIF: PWN	vi Fault B Interr	upt Flag Stati	us dit									
	1 = Interrupt 0 = Interrupt r	request has not	t occurred										

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

REGISTER 7-26:	IPC11: INTERRUPT PRIORITY CONTROL REGIST	ER 11
----------------	---	-------

R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	T6IP<2:0>		—		DMA4IP<2:0>	
						bit 8
U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
			_		OC8IP<2:0>	
						bit 0
bit	W = Writable	oit	U = Unimplei	mented bit, read	d as '0'	
POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
Unimplemer	nted: Read as 'o)'				
T6IP<2:0>: ⊺	imer6 Interrupt	Priority bits				
111 = Interru	pt is priority 7 (I	nighest priorit	y interrupt)			
•						
•						
001 = Interru	pt is priority 1					
000 = Interru	pt source is dis	abled				
Unimplemer	nted: Read as 'o)'				
DMA4IP<2:0	>: DMA Channe	el 4 Data Trar	nsfer Complete	e Interrupt Priori	ty bits	
111 = Interru	pt is priority 7 (I	nighest priorit	y interrupt)			
•						
•						
• 001 = Interru	int is priority 1					
000 = Interru	pt source is dis	abled				
Unimplemer	nted: Read as 'o)'				
OC8IP<2:0>	: Output Compa	re Channel 8	Interrupt Prior	itv bits		
111 = Interru	pt is priority 7 (I	nighest priorit	y interrupt)	,		
•		0	,			
•						
•	unt in priority 1					
001 = Interru	ipt is priority. I ipt source is dis	abled				
	Unimplement U-0 U-0 Unimplement T6IP<2:0>: 1 111 = Interrut 001 = Interrut 000 = Interrut Unimplement DMA4IP<2:0 111 = Interrut 001 = Interrut 000 = Interrut 001 = Interrut 001 = Interrut 001 = Interrut 001 = Interrut 000 = Interrut 001 = Interrut 001 = Interrut	R/W-1 R/W-0 T6IP<2:0> U-0 U-0 U-0 U-0 U-0 U-10 U-0 U-0 U-10 Image: Comparison of the state o	R/W-1 R/W-0 R/W-0 T6IP<2:0> U-0 U-0 — — bit W = Writable bit POR '1' = Bit is set Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 11 = Interrupt is priority 7 (highest priorit . 001 = Interrupt source is disabled Unimplemented: Read as '0' DMA4IP<2:0>: DMA Channel 4 Data Trar 111 = Interrupt is priority 7 (highest priorit) . . 001 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' DMA4IP<2:0>: Output Compare Channel 8 111 = Interrupt is priority 7 (highest priorit) <td< td=""><td>R/W-1 R/W-0 R/W-0 U-0 T6IP<2:0> U-0 U-0 U-0 U-0 - - - - Ebit W = Writable bit U = Unimplemented: POR '1' = Bit is set '0' = Bit is cle Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . <td>R/W-1 R/W-0 R/W-0 U-0 R/W-1 T6IP<2:0> - - - - U-0 U-0 U-0 U-0 R/W-1 - - - - - with W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 111 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' DMA4IP<2:0>: DMA Channel 4 Data Transfer Complete Interrupt Priori 111 = Interrupt is priority 7 (highest priority interrupt) <tr< td=""><td>R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 T6IP<2:0> - DMA4IP<2:0> DMA4IP<2:0> U-0 U-0 U-0 R/W-1 R/W-0 - - - OC8IP<2:0> bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 </td></tr<></td></td></td<>	R/W-1 R/W-0 R/W-0 U-0 T6IP<2:0> U-0 U-0 U-0 U-0 - - - - Ebit W = Writable bit U = Unimplemented: POR '1' = Bit is set '0' = Bit is cle Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) . <td>R/W-1 R/W-0 R/W-0 U-0 R/W-1 T6IP<2:0> - - - - U-0 U-0 U-0 U-0 R/W-1 - - - - - with W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 111 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' DMA4IP<2:0>: DMA Channel 4 Data Transfer Complete Interrupt Priori 111 = Interrupt is priority 7 (highest priority interrupt) <tr< td=""><td>R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 T6IP<2:0> - DMA4IP<2:0> DMA4IP<2:0> U-0 U-0 U-0 R/W-1 R/W-0 - - - OC8IP<2:0> bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 </td></tr<></td>	R/W-1 R/W-0 R/W-0 U-0 R/W-1 T6IP<2:0> - - - - U-0 U-0 U-0 U-0 R/W-1 - - - - - with W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 111 = Interrupt is priority 1 000 = Interrupt source is disabled Unimplemented: Read as '0' DMA4IP<2:0>: DMA Channel 4 Data Transfer Complete Interrupt Priori 111 = Interrupt is priority 7 (highest priority interrupt) <tr< td=""><td>R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 T6IP<2:0> - DMA4IP<2:0> DMA4IP<2:0> U-0 U-0 U-0 R/W-1 R/W-0 - - - OC8IP<2:0> bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 </td></tr<>	R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 T6IP<2:0> - DMA4IP<2:0> DMA4IP<2:0> U-0 U-0 U-0 R/W-1 R/W-0 - - - OC8IP<2:0> bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn Unimplemented: Read as '0' T6IP<2:0>: Timer6 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1

U-0 R/W-1 R/W-0 R/W-0 U-0 **R/W-1** R/W-0 R/W-0 C2RXIP<2:0> INT4IP<2:0> ____ ____ bit 15 bit 8 U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 INT3IP<2:0> T9IP<2:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 C2RXIP<2:0>: ECAN2 Receive Data Ready Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 INT4IP<2:0>: External Interrupt 4 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 7 Unimplemented: Read as '0' bit 6-4 INT3IP<2:0>: External Interrupt 3 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled bit 3 Unimplemented: Read as '0' bit 2-0 T9IP<2:0>: Timer9 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) 001 = Interrupt is priority 1 000 = Interrupt source is disabled

REGISTER 7-28: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source, do the following:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development tool suite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

REGISTER 8-5: DMAxPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	/<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	id as '0'	
-n = Value at F	' OR	'1' = Bit is set	•	'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CNT<	9:8> ⁽²⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT<	7:0> (2)			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

REGISTER 16-2: PxTMR: PWM TIMER COUNT VALUE REGISTER

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PTDIR				PTMR<14:8>	>					
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PTMR<7:0>									
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			d as '0'							
-n = Value at F	POR	'1' = Bit is set	Bit is set'0' = Bit is clearedx = Bit is unknown				nown			

bit 15 **PTDIR:** PWM Time Base Count Direction Status bit (read-only)

- 1 = PWM time base is counting down
- 0 = PWM time base is counting up

bit 14-0 **PTMR <14:0>:** PWM Time Base Register Count Value bits

REGISTER 16-3: PxTPER: PWM TIME BASE PERIOD REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				PTPER<14:8	>			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PTPE	ER<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared x = Bit is unknown		nown	

bit 15 Unimplemented: Read as '0'

bit 14-0 **PTPER<14:0>:** PWM Time Base Period Value bits

REGISTER 16-14: PxDC3: PWM DUTY CYCLE REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			PDC3	3<15:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			PDC	3<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		

bit 15-0 PDC3<15:0>: PWM Duty Cycle #3 Value bits

REGISTER 16-15: PxDC4: PWM DUTY CYCLE REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC4	4<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	4<7:0>			
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit			U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 PDC4<15:0>: PWM Duty Cycle #4 Value bits

REGISTER 18-2:	SPIxCON1: SPIx CONTRO	L REGISTER 1
----------------	-----------------------	--------------

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	<u> </u>	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN ⁽³⁾) CKP	MSTEN		SPRE<2:0>(2	2)	PPRE	<1:0> ⁽²⁾			
bit 7							bit 0			
. .										
Legend:										
R = Reada	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 15-13	Unimplemen	ted: Read as '	0'							
bit 12	DISSCK: Disa	able SCKx pin	bit (SPI Maste	er modes only)						
	0 = Internal S	PI clock is ena	bled, pin lunc							
bit 11	DISSDO: Disa	DISSDO: Disable SDOx pin bit								
	1 = SDOx pin	is not used by	module; pin f	unctions as I/C)					
	0 = SDOx pin	is controlled b	y the module							
bit 10	MODE16: Wo	ord/Byte Comm	unication Sele	ect bit						
	⊥ = Communi 0 = Communi	cation is word-	vide (16 bits)							
bit 9	SMP: SPIx D	ata Input Samp	le Phase bit							
	Master mode:	<u> </u>								
	1 = Input data	a sampled at er	nd of data outp iddle of data o	out time						
	Slave mode:	a sumpled at m		aiput inno						
	SMP must be	cleared when	SPIx is used i	n Slave mode						
bit 8	CKE: SPIx CI	lock Edge Sele	ct bit ⁽¹⁾							
	1 = Serial out	put data chang	es on transitio	on from active	clock state to Id	le clock state (see bit 6)			
bit 7	SSEN: Slave	Select Enable	hit (Slave mo	אם (3)		e clock state (see bit 0)			
	1 = SSx pin u	sed for Slave r	node							
	$0 = \overline{SSx} pin n$	ot used by mo	dule. Pin contr	olled by port for	unction					
bit 6	CKP: Clock F	olarity Select b	bit							
	1 = Idle state 0 = Idle state	for clock is a h for clock is a lo	igh level; activ w level; active	ve state is a lov e state is a hig	w level h level					
bit 5	MSTEN: Mas	ter Mode Enab	le bit							
	1 = Master m	ode								
	0 = Slave mo	de								
Note 4	The CKE bit is se	t used in the F	amod CDI	doo. Tho year	abould proceed	this hit to (s) f	or the Frenced			
NOTE 1:	SPI modes (FRM	1 used in the FI EN = 1).	ameu SPI MO	ues. me user	snoulu program					

- 2: Do not set both the Primary and Secondary prescalers to a value of 1:1.
- **3:** This bit must be cleared when FRMEN = 1.

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 22-2: ADxCON2: ADCx CONTROL REGISTER 2 (where x = 1 or 2)

R/W-0	R/W-0 R/W-0		U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG<2:	0>		_	CSCNA	CHPS	3<1:0>
bit 15							bit 8
		D 444 0	5444.0	D #44 0	D # 44 0	D 444 0	D M M A
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—		SMPI	<3:0>		BOEM	ALIS bit 0
							DILU
Legend:							
R = Readable	bit	W = Writabl	e bit	U = Unimple	emented bit, read	d as '0'	
-n = Value at P	POR	'1' = Bit is s	et	'0' = Bit is cl	leared	x = Bit is unk	nown
	V050 404		Here Deferred	0	- 1-:		
DIT 15-13	VCFG<2:0	U>: Converter Vo	Ditage Reference		n dits		
		VREF+	VREF-				
	000		Avss				
	010		External VREF-				
	011	External VREF+	External VREF-				
	1xx	Avdd	Avss				
bit 12-11	Unimplen	nented: Read as	s 'O'				
bit 10	CSCNA: S	Scan Input Selec	tions for CH0+ d	uring Sample	e A bit		
	1 = Scan	inputs					
hit 9-8		n>: Selects Chai	nnels I Itilized hits				
bit 5-0	When AD	12B = 1. CHPS	<1:0> is: U-0. Ur	, nimplemente	d. Read as '0'		
	1x = Con	verts CH0, CH1	, CH2 and CH3		,		
	01 = Con	verts CH0 and C	CH1				
bit 7	BUES: BU	iffer Fill Status bi	it (only valid whe	n BUFM = 1)			
	1 = ADC 0 = ADC	is currently filling	second half of b first half of buffe	ouffer, user should	ould access data	a in the first ha the second ha	ulf alf
bit 6	Unimplen	nented: Read as	s 'O'	,			
bit 5-2	SMPI<3:0	>: Selects Increi	ment Rate for DN	IA Addresses	s bits or number	of sample/con	version
	1111 = In	crements the I	DMA address o	or generates	interrupt after	completion c	of every 16th
	sa 1110 = In	ample/conversion crements the l ample/conversion	n operation DMA address o n operation	or generates	interrupt after	completion o	of every 15th
	•						
	• 0001 = In sa	crements the mple/conversion	DMA address of operation	or generates	interrupt after	completion of	of every 2nd
	0000 = In sa	crements the mple/conversion	DMA address operation	or generat	tes interrupt a	fter completion	on of every
bit 1	BUFM: Bu	uffer Fill Mode S	elect bit				
	1 = Starts 0 = Alway	s filling first half o /s starts filling bu	of buffer on first in uffer from the beg	iterrupt and th jinning	he second half of	f buffer on nex	t interrupt
bit 0	ALTS: Alternative Alternativ	ernate Input San channel input se	nple Mode Select elects for Sample	t bit A on first sar	mple and Sample	e B on next sa	mple
	0 = Aiway	ys uses channel	input selects for	Sample A			

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CH0NB	—	_			CH0SB<4:03	>					
bit 15							bit 8				
-											
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CH0NA	—	—		CH0SA<4:0>							
bit 7							bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
L:1 1 5			- lanut Calast f	ian Camala D b	:4						
DIT 15	CHUNB: Cha	innel U Negative	e input Select i	for Sample B b	JI						
bit 11 12			o'								
bit 12 0		Channel 0 De	u Vaitiva Input Sa	loot for Sompl	o R hito						
DIL 12-0	Same definiti	on as bit<4:0>.	Silive input Se								
bit 7	CH0NA: Channel 0 Negative Input Select for Sample A bit										
	1 = Channel	1 = Channel 0 negative input is AN1									
	0 = Channel	0 = Channel 0 negative input is VREF-									
bit 6-5	Unimplemer	nted: Read as '	0'								
bit 4-0	CH0SA<4:0>	: Channel 0 Pc	sitive Input Se	lect for Sample	e A bits						
	11111 = Cha	annel 0 positive	input is AN31								
	11110 = Cha	annel 0 positive	input is AN30								
	•										
	• 00010 = Cha	annel 0 positive	input is AN2								
	00001 = Cha	annel 0 positive	input is AN1								
	00000 = Cha	nnel () nositive	input in ANO								

REGISTER 22-6: ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER

Note: ADC2 can only select AN0-AN15 as positive inputs.

23.2 On-Chip Voltage Regulator

All of the dsPIC33FJXXXMCX06/X08/X10 devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJXXXMCX06/X08/X10 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP/VDDCORE pin (Figure 23-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 26-13 of **Section 26.1** "**DC Characteristics**".

Note:	It is	importa	nt f	or the I	ow-	ESR capa	icito	or to
	be	placed	as	close	as	possible	to	the
	Vc	AP/VDDC	ORE	pin.				

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 23-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



23.3 BOR: Brown-Out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

IADL	C 24-2:	INSIR	UCTION SET OVERVIE	W (CONTINUED)			
Base Instr # Assembly Mnemonic		Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	<pre>#lit14,Expr</pre>	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate) 1		1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1 1 OA,OB,C SA,SB,S		OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

АС СНА	RACTERIS	STICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Charact	eristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μs	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μs	_	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾		300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	—	
		Setup Time	400 kHz mode	100		ns]	
			1 MHz mode ⁽¹⁾	100		ns]	
IS26	THD:DAT	Data Input	100 kHz mode	0	_	μs	—	
		Hold Time	400 kHz mode	0	0.9	μs	1	
			1 MHz mode ⁽¹⁾	0	0.3	μs]	
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6	_	μs	Start condition	
			1 MHz mode ⁽¹⁾	0.25	_	μs	1	
IS31	THD:STA	Start Condition	100 kHz mode	4.0	_	μs	After this period, the first	
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	_	μs	1	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μs	—	
		Setup Time	400 kHz mode	0.6		μs]	
			1 MHz mode ⁽¹⁾	0.6		μs]	
IS34	THD:STO	Stop Condition	100 kHz mode	4000		ns	—	
		Hold Time	400 kHz mode	600	_	ns	1	
			1 MHz mode ⁽¹⁾	250		ns]	
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—	
		From Clock	400 kHz mode	0	1000	ns]	
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free	
			400 kHz mode	1.3	—	μs	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5	—	μs	can start	
IS50	Св	Bus Capacitive Loading			400	pF	—	

TABLE 26-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com