

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	69
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 18x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc708t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	Pin Type	Buffer Type	Description			
AN0-AN31	I	Analog	Analog input channels.			
AVDD	Р	Р	Positive supply for analog modules. This pin must be connected at all times.			
AVss	Р	Р	Ground reference for analog modules.			
CLKI	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.			
CLKO	Ö	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associate with OSC2 pin function.			
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.			
C1RX	I	ST	ECAN1 bus receive pin.			
C1TX	0	_	ECAN1 bus transmit pin.			
C2RX	I	ST	ECAN2 bus receive pin.			
C2TX	0	_	ECAN2 bus transmit pin.			
PGED1	I/O	ST	Data I/O pin for programming/debugging communication channel 1.			
PGEC1	I.	ST	Clock input pin for programming/debugging communication channel 1.			
PGED2	I/O	ST	Data I/O pin for programming/debugging communication channel 2.			
PGEC2	I	ST	Clock input pin for programming/debugging communication channel 2.			
PGED3	I/O	ST	Data I/O pin for programming/debugging communication channel 3.			
PGEC3		ST	Clock input pin for programming/debugging communication channel 3.			
IC1-IC8	I	ST	Capture inputs 1 through 8.			
INDX	I	ST	Quadrature Encoder Index Pulse input.			
QEA	1	ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External			
			Clock/Gate input in Timer mode.			
QEB	1	ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External			
			Clock/Gate input in Timer mode.			
UPDN	0	CMOS	Position Up/Down Counter Direction State.			
INT0	I	ST	External interrupt 0.			
INT1	1	ST	External interrupt 1.			
INT2	1	ST	External interrupt 2.			
INT3	1	ST	External interrupt 3.			
INT4	I I	ST	External interrupt 4.			
FLTA	I	ST	PWM Fault A input.			
FLTB	1	ST	PWM Fault B input.			
PWM1L	0	—	PWM 1 low output.			
PWM1H	0	_	PWM 1 high output.			
PWM2L	0	_	PWM 2 low output.			
PWM2H	0	_	PWM 2 high output.			
PWM3L	0	—	PWM 3 low output.			
PWM3H	0	_	PWM 3 high output.			
PWM4L	0	—	PWM 4 low output.			
PWM4H	0	—	PWM 4 high output.			
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.			
OCFA	I	ST	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).			
OCFB	I	ST	Compare Fault B input (for Compare Channels 5, 6, 7 and 8).			
OC1-OC8	0		Compare outputs 1 through 8.			
OSC1	I	ST/CMOS				
OSC2	I/O	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.			
Legend: CMC	S = CMO	S compatible	e input or output Analog = Analog input P = Power			
			with CMOS levels $O = Output$ I = Input			

TABLE 1-1: PINOUT I/O DESCRIPTIONS

© 2009 Microchip Technology Inc.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)					
Pin Name	Pin Type	Buffer Type	Description		
RA0-RA7	I/O	ST	PORTA is a bidirectional I/O port.		
RA9-RA10	I/O	ST			
RA12-RA15	I/O	ST			
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.		
RC1-RC4	I/O	ST	PORTC is a bidirectional I/O port.		
RC12-RC15	I/O	ST			
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.		
RE0-RE9	I/O	ST	PORTE is a bidirectional I/O port.		
RF0-RF8	I/O	ST	PORTF is a bidirectional I/O port.		
RF12-RF13		_			
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.		
RG6-RG9	I/O	ST			
RG12-RG15	I/O	ST			
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.		
SDI1	I	ST	SPI1 data in.		
SDO1	0	_	SPI1 data out.		
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.		
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.		
SDI2	I	ST	SPI2 data in.		
SDO2	0	-	SPI2 data out.		
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.		
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.		
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.		
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.		
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.		
SOSCI		ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.		
SOSCO	0		32.768 kHz low-power oscillator crystal output.		
TMS	I	ST	JTAG Test mode select pin.		
TCK	I	ST	JTAG test clock input pin.		
TDI		ST	JTAG test data input pin.		
TDO	0	—	JTAG test data output pin.		
T1CK					
	I	ST	Timer1 external clock input.		
T2CK		ST	Timer2 external clock input.		
T2CK T3CK		ST ST	Timer2 external clock input. Timer3 external clock input.		
T2CK T3CK T4CK		ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input.		
T2CK T3CK T4CK T5CK		ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input.		
T2CK T3CK T4CK T5CK T6CK		ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input.		
T2CK T3CK T4CK T5CK T6CK T7CK		ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK		ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK		ST ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK <u>U1CTS</u>		ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK <u>U1CTS</u> U1RTS		ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RTS U1RX	 	ST ST ST ST ST ST ST	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RTS U1RX U1TX	 	ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send. UART1 receive.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RTS U1RX U1TX U2CTS	 	ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send. UART1 receive. UART1 transmit.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RX U1TX U2CTS U2RTS U2RX	 	ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send. UART1 receive. UART1 transmit. UART2 clear to send. UART2 ready to send. UART2 ready to send. UART2 receive.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RX U1TX U2CTS U2RTS U2RX		ST ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 receive. UART1 receive. UART1 transmit. UART2 clear to send. UART2 ready to send. UART2 ready to send.		
T2CK T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RTS U1RX U1TX U2CTS U2RTS U2RX U2TX VDD	 	ST ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. Timer9 external clock input. UART1 clear to send. UART1 ready to send. UART1 transmit. UART2 clear to send. UART2 ready to send. UART2 ready to send. UART2 ready to send. UART2 receive.		
T2CK T3CK T4CK T5CK T6CK T7CK T8CK T9CK U1CTS U1RX U1RX U1TX U2CTS U2RTS U2RX U2TX		ST ST ST ST ST ST ST ST ST ST 	Timer2 external clock input. Timer3 external clock input. Timer4 external clock input. Timer5 external clock input. Timer6 external clock input. Timer7 external clock input. Timer8 external clock input. UART1 clear to send. UART1 ready to send. UART1 receive. UART1 transmit. UART2 clear to send. UART2 ready to send. UART2 receive. UART2 transmit.		

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

NOTES:




FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33FJXXXMCX06/X08/X10 DEVICES WITH 30 KB

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-36: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the Addressing
	mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared between both source and
	destination (but typically only used by
	one).

In summary, the following Addressing modes are supported by move and accumulator instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- · Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the
	Addr	essii	ng modes give	n above. I	ndivi	idual
	instru	uctio	ns may suppo	rt differen	t sub	sets
	of the	ese /	Addressing mo	odes.		

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The 2-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	s only	available	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- · Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the various addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		T1IP<2:0>				OC1IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		IC1IP<2:0>		_		INT0IP<2:0>					
bit 7					1		bit				
Legend:											
R = Readab	le bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	Unimpleme	nted: Read as 'o)'								
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits								
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•	•									
	•										
		upt is priority 1 upt source is disa	abled								
bit 11		nted: Read as '0									
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	• 001 = Interrupt is priority 1										
	000 = Interr	upt source is disa	abled								
bit 7	Unimpleme	nted: Read as 'o)'								
bit 6-4	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits										
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•										
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 3		-									
bit 3-0	Unimplemented: Read as '0' INT0IP<2:0>: External Interrupt 0 Priority bits										
DIL 2-0		upt is priority 7 (h									
	•	optio pilotity i (i	g. eet p. et	(j							
	•										
	•										
	001 = Interr	upt is priority 1									

REGISTER 7-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0


9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Oscillator" (DS70186) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXMCX06/X08/X10 oscillator system provides the following:

 Various external and internal oscillator options as clock sources

- An on-chip PLL to scale the internal operating frequency to the required system clock frequency
- The internal FRC oscillator can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection
- A simplified diagram of the oscillator system is shown in Figure 9-1.



XT WITH PLL MODE

= 40 MIPS

EXAMPLE

 $FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \cdot 32}{2 \cdot 2} \right)$

EQUATION 9-3:

For example, suppose a 10 MHz crystal is being used with "XT with PLL" as the selected oscillator mode. If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz. If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 * 32 = 160 MHz, which is within the 100-200 MHz ranged needed.

If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

FIGURE 9-2: dsPIC33FJXXXMCX06/X08/X10 PLL BLOCK DIAGRAM




TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

REGISTER 16-1: PXTCON: PWM TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
PTEN	—	PTSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTOPS	\$<3:0>		PTCK	PS<1:0>	PTMO	D<1:0>
bit 7				<u>.</u>			bit 0

Legend:								
R = Readable bit W = Writal		W = Writable bit U = Unimplemented bit, read		read as '0'				
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15		WM Time Base Timer Enable	e bit					
		time base is on time base is off						
bit 14	Unimpler	mented: Read as '0'						
bit 13	PTSIDL:	PWM Time Base Stop in Idle	e Mode bit					
		time base halts in CPU Idle time base runs in CPU Idle						
bit 12-8	Unimpler	mented: Read as '0'						
bit 7-4	PTOPS<3	PTOPS<3:0>: PWM Time Base Output Postscale Select bits						
	1111 = 1 :	:16 postscale						
	•							
	•							
	•							
		2 postscale 1 postscale						
bit 3-2	PTCKPS	<1:0>: PWM Time Base Inpu	ut Clock Prescale Select bits					
	11 = PWN	M time base input clock perio	od is 64 Tcy (1:64 prescale)					
		I time base input clock perio						
		M time base input clock period M time base input clock period						
bit 1-0		1:0>: PWM Time Base Mode						
	11 = PW		ontinuous Up/Down Count mo	de with interrupts for double				
			ontinuous Up/Down Count mo	de				
		I time base operates in Sing	-					
	00 = PW	I time base operates in a Fr	ee-Running mode					

18.0 SERIAL PERIPHERAL **INTERFACE (SPI)**

This data sheet summarizes the features Note: of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) in the "dsPIC33F Family Reference Manual", which is available the from Microchip web site (www.microchip.com)


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, ADC, etc. The SPI module is compatible with SPI and SIOP from Motorola®.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers will follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 or SPI2 module.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output) and SSx (active-low slave select).

In Master mode operation, SCK is a clock output, but in Slave mode, it is a clock input.



SPI MODULE BLOCK DIAGRAM **FIGURE 18-1:**

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJXXXMCX06/X08/X10 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8-bit or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits

- Hardware Flow Control Option with UxCTS and UxRTS pins
- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud rates ranging from 1 Mbps to 15 bps at 16x mode at 40 MIPS
- Baud rates ranging from 4 Mbps to 61 bps at 4x mode at 40 MIPS
- 4-deep First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- · Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART is shown in Figure 20-1. The UART module consists of the key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UART SIMPLIFIED BLOCK DIAGRAM



- **Note 1:** Both UART1 and UART2 can trigger a DMA data transfer. If U1TX, U1RX, U2TX or U2RX is selected as a DMA IRQ source, a DMA transfer occurs when the U1TXIF, U1RXIF, U2TXIF or U2RXIF bit gets set as a result of a UART1 or UART2 transmission or reception.
 - 2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

22.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com)

The dsPIC33FJXXXMCX06/X08/X10 devices have up to 32 ADC input channels. These devices also have up to 2 ADC modules (ADCx, where 'x' = 1 or 2), each with its own set of Special Function Registers.

The AD12B bit (ADxCON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

22.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 32 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only 1 sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 32 analog input pins, designated AN0 through AN31. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other ana-

log input pins. The actual number of analog input pins and external voltage reference input configuration will depend on the specific device. Refer to the device data sheet for further details.

A block diagram of the ADC is shown in Figure 22-1.

22.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (ADxCON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (ADxCON3<7:0>)
 - d) Determine how many S/H channels will be used (ADxCON2<9:8> and ADxPCFGH<15:0> or ADxPCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (ADxCON1<7:5> and ADxCON3<12:8>)
 - f) Select how conversion results are presented in the buffer (ADxCON1<9:8>)
 - g) Turn on ADC module (ADxCON1<15>)
 - Configure ADC interrupt (if required):
 - a) Clear the ADxIF bit

2.

b) Select ADC interrupt priority

22.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. Both ADC1 and ADC2 can trigger a DMA data transfer. If ADC1 or ADC2 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF or AD2IF bit gets set as a result of an ADC1 or ADC2 sample conversion sequence.

The SMPI<3:0> bits (ADxCON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (ADxCON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module will provide an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module will provide a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.

23.4 Watchdog Timer (WDT)

For dsPIC33FJXXXMCX06/X08/X10 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) will need to be cleared in software after the device wakes up.


The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.



All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"dsPIC30F/33F Programmer's Reference Manual"* (DS70157).

Field	Description					
#text	Means literal defined by "text"					
(text)	Means "content of text"					
[text]	Means "the location addressed by text"					
{ }	Optional field or operation					
<n:m></n:m>	Register bit field					
.b	Byte mode selection					
.d	Double-Word mode selection					
.S	Shadow register select					
.w	Word mode selection (default)					
Acc	One of two accumulators {A, B}					
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}					
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$					
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero					
Expr	Absolute address, label or expression (resolved by the linker)					
f	File register address ∈ {0x00000x1FFF}					
lit1	1-bit unsigned literal ∈ {0,1}					
lit4	4-bit unsigned literal ∈ {015}					
lit5	5-bit unsigned literal ∈ {031}					
lit8	8-bit unsigned literal ∈ {0255}					
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode					
lit14	14-bit unsigned literal ∈ {016384}					
lit16	16-bit unsigned literal ∈ {065535}					
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'					
None	Field does not require an entry, may be blank					
OA, OB, SA, SB	DSP Status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate					
PC	Program Counter					
Slit10	10-bit signed literal ∈ {-512511}					
Slit16	16-bit signed literal ∈ {-3276832767}					
Slit6	6-bit signed literal ∈ {-1616}					
Wb	Base W register ∈ {W0W15}					
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }					
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }					
Wm,Wn	Dividend, Divisor working register pair (direct addressing)					
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions \in {W4 * W4,W5 * W5,W6 * W6,W7 * W7}					

TABLE 24-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

25.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

25.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

25.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.


TABLE 26-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS


DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions				Conditions
-	Vol	Output Low Voltage					
DO10		I/O ports	—	—	0.4	V	IOL = 2mA, VDD = 3.3V
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 2mA, VDD = 3.3V
	Voн	Output High Voltage					
DO20		I/O ports	2.40	—	—	V	Iон = -2.3 mA, Vdd = 3.3V
DO26		OSC2/CLKO	2.41	_	—	V	Iон = -1.3 mA, Vdd = 3.3V

TABLE 26-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial					Industrial	
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40	_	2.55	V	_

Note 1: Parameters are for design guidance only and are not tested in manufacturing.





			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions
DO31	TIOR	Port Output Rise Time		_	10	25	ns	_
DO32	TIOF	Port Output Fall Time			10	25	ns	_
DI35	TINP	INTx Pin High or Low Time (output)		20			ns	_
DI40	Trbp	CNx High or Low Time (input)		2	_	_	TCY	_


TABLE 26-20: I/O TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

27.2 Package Details

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

Mold Draft Angle Bottom

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

β

11°

12°

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

13°

Table Read Instructions	
TBLRDH	70
TBLRDL	70
Visibility Operation	71
Program Memory	
Interrupt Vector	
Organization	
Reset Vector	

Q

4
Quadrature Encoder Interface (QEI)
R
Reader Response
ADxCHS0 (ADCx Input Channel 0 Select
ADxCHS123 (ADCx Input Channel 1, 2, 3 Select) 249
ADxCON1 (ADCx Control 1)
ADxCON2 (ADCx Control 2)
ADxCON3 (ADCx Control 3)
ADxCON4 (ADCx Control 4)
ADxCON4 (ADCx Control 4)248 ADxCSSH (ADCx Input Scan Select High)251
ADxCSSL (ADCx Input Scan Select High)
ADxCSSE (ADCX input Scan Select Low)
ADxPCFGL (ADCx Port Configuration Low)
CIBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)
CIBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)
CIBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)
CIBUFPNT4 (ECAN Filter 12-15 Buffer Pointer) 230
CiCFG1 (ECAN Baud Rate Configuration 1)
CiCFG2 (ECAN Baud Rate Configuration 2)
CiCTRL1 (ECAN Control 1)
CiCTRL2 (ECAN Control 2) 219
CiEC (ECAN Transmit/Receive Error Count)
CIFCTRL (ECAN FIFO Control)221
CiFEN1 (ECAN Acceptance Filter Enable) 228
CiFIFO (ECAN FIFO Status)222
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection) 232, 233
CilNTE (ECAN Interrupt Enable)
CiINTF (ECAN Interrupt Flag)
CiRXFnEID (ECAN Acceptance Filter n Extended Identi-
fier)
CiRXFnSID (ECAN Acceptance Filter n Standard Identi-
fier)
CiRXFUL1 (ECAN Receive Buffer Full 1)
CiRXFUL2 (ECAN Receive Buffer Full 2)
CIRXPOL2 (ECAN Receive Builer Full 2)
Identifier)234 CiRXMnSID (ECAN Acceptance Filter Mask n Standard
Identifier)
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 236
CiRXOVF2 (ECAN Receive Buffer Overflow 2)
CiTRBnDLC (ECAN Buffer n Data Length Control)239
CiTRBnDm (ECAN Buffer n Data Field Byte m) 239
CiTRBnEID (ECAN Buffer n Extended Identifier) 238
CiTRBnSID (ECAN Buffer n Standard Identifier) 238
CiTRBnSTAT (ECAN Burler in Standard Identifier)
CiTRmnCON (ECAN TX/RX Buffer m Control)
CiVEC (ECAN Interrupt Code)
CLKDIV (Clock Divisor)
CORCON (Core Control)
DFLTCON (QEI Control)
DMACS0 (DMA Controller Status 0)139

DMACS1 (DMA Controller Status 1)	1/1
DMAXCNT (DMA Channel x Transfer Count)	
DMAxCON (DMA Channel x Control)	
DMAxPAD (DMA Channel x Peripheral Address)	138
DMAxREQ (DMA Channel x IRQ Select)	
DMAxSTA (DMA Channel x RAM Start Address A).	
DMAxSTB (DMA Channel x RAM Start Address B).	
DSADR (Most Recent DMA RAM Address)	
DTCON1 (Dead-Time Control 1)	184
DTCON2 (Dead-Time Control 2)	185
FLTACON (Fault A Control)	
FLTBCON (Fault B Control)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	
I2CxSTAT (I2Cx Status)	
ICxCON (Input Capture x Control)	172
IEC0 (Interrupt Enable Control 0)	103
IEC1 (Interrupt Enable Control 1)	105
IEC2 (Interrupt Enable Control 2)	107
IEC3 (Interrupt Enable Control 3)	109
IEC4 (Interrupt Enable Control 4)	
IFS0 (Interrupt Flag Status 0)	
IFS1 (Interrupt Flag Status 1)	
IFS2 (Interrupt Flag Status 2)	
IFS3 (Interrupt Flag Status 3)	100
IFS4 (Interrupt Flag Status 4)	
INTCON1 (Interrupt Control 1)	91
INTCON2 (Interrupt Control 2)	93
INTTREG Interrupt Control and Status Register	130
IPC0 (Interrupt Priority Control 0)	
IPC1 (Interrupt Priority Control 1)	
IPC10 (Interrupt Priority Control 10)	
IPC11 (Interrupt Priority Control 11)	
IPC12 (Interrupt Priority Control 12)	124
	105
IPC13 (Interrupt Priority Control 13)	125
IPC14 (Interrupt Priority Control 14)	125 126
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15)	125 126 127
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16)	125 126 127 128
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15)	125 126 127 128
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17)	125 126 127 128 129
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2)	125 126 127 128 129 114
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3)	125 126 127 128 129 114 115
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3)	125 126 127 128 129 114 115 116
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5)	125 126 127 128 129 114 115 116 117
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 5)	125 126 127 128 129 114 115 116 117 118
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7)	125 126 127 128 129 114 115 116 117 118 119
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8)	125 126 127 128 129 114 115 116 117 118 119 120
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 8)	125 126 127 128 129 114 115 116 117 118 119 120 121
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control)	125 126 127 128 129 114 115 116 117 118 119 120 121 75
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 8)	125 126 127 128 129 114 115 116 117 118 119 120 121 75
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OCxCON (Output Compare x Control)	125 126 127 128 129 114 115 116 117 118 119 120 121 75 175
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OCxCON (Output Compare x Control) OSCCON (Oscillator Control)	125 126 127 128 129 114 115 116 117 118 119 120 121 75 146
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OCxCON (Output Compare x Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning)	125 126 127 128 129 114 115 116 117 118 119 120 121 75 146 150
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OCxCON (Output Compare x Control) OSCCUN (FRC Oscillator Tuning) OVDCON (Override Control)	125 126 127 128 129 114 115 116 117 118 119 120 121 75 146 150 188
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OCxCON (Output Compare x Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) OVDCON (Override Control) PDC1 (PWM Duty Cycle 1)	125 126 127 128 129 114 115 116 117 118 119 120 121 75 146 150 188 189
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OCxCON (Output Compare x Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) OVDCON (Override Control) PDC1 (PWM Duty Cycle 1) PDC2 (PWM Duty Cycle 2)	125 126 127 128 129 114 115 116 117 118 119 120 121 75 146 150 188 189 189
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC5 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OSCCON (Output Compare x Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) OVDCON (Override Control) PDC1 (PWM Duty Cycle 1) PDC2 (PWM Duty Cycle 3)	125 126 127 128 129 114 115 116 117 118 119 120 121 175 146 150 188 189 189 190
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 8) IPC8 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control 9) NVMCOM (Flash Memory Control) OSCCON (Output Compare x Control) OSCCON (Oscillator Control) OSCCON (Override Control) PDC1 (PWM Duty Cycle 1) PDC2 (PWM Duty Cycle 3) PDC4 (PWM Duty Cycle 4)	125 126 127 128 129 114 115 116 117 118 119 120 121 175 146 150 188 189 189 190
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 8) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OSCCON (Output Compare x Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) OVDCON (Override Control) PDC1 (PWM Duty Cycle 1) PDC2 (PWM Duty Cycle 3) PDC4 (PWM Duty Cycle 4) PLLFBD (PLL Feedback Divisor)	125 126 127 128 129 114 115 116 117 118 119 120 121 175 146 150 150 188 189 189 190 190
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OSCCON (Output Compare x Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) OVDCON (Override Control) PDC1 (PWM Duty Cycle 1) PDC2 (PWM Duty Cycle 3) PDC3 (PWM Duty Cycle 4) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control Register	125 126 127 128 129 114 115 116 117 118 119 120 121 175 146 150 150 188 189 189 190 190
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 8) IPC8 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OSCCON (Output Compare x Control) OSCCON (Oscillator Control) OSCCON (Override Control) OVDCON (Verride Control) PDC1 (PWM Duty Cycle 1) PDC2 (PWM Duty Cycle 3) PDC4 (PWM Duty Cycle 4) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control Register 155	125 126 127 128 129 114 115 116 117 118 119 120 121 175 146 150 150 188 189 190 190 149 1)
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OSCCON (Output Compare x Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) OVDCON (Override Control) PDC1 (PWM Duty Cycle 1) PDC2 (PWM Duty Cycle 3) PDC3 (PWM Duty Cycle 4) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control Register	125 126 127 128 129 114 115 116 117 118 119 120 121 175 146 150 150 188 189 190 190 149 1)
IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 16) IPC17 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 8) IPC8 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OSCCON (Output Compare x Control) OSCCON (Oscillator Control) OSCCON (Override Control) OVDCON (Verride Control) PDC1 (PWM Duty Cycle 1) PDC2 (PWM Duty Cycle 3) PDC4 (PWM Duty Cycle 4) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control Register 155	125 126 127 128 129 114 115 116 117 118 119 120 121 175 146 150 150 188 189 190 190 149 1)
 IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OSCCON (Output Compare x Control) OSCCUN (FRC Oscillator Tuning) OVDCON (Override Control) PDC2 (PWM Duty Cycle 1) PDC3 (PWM Duty Cycle 3) PDC4 (PWM Duty Cycle 4) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control Register 155 PMD2 (Peripheral Module Disable Control Register 157 	125 126 127 128 129 114 115 116 117 118 119 120 121 175 146 150 188 189 190 190 149 1) 2)
 IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8) IPC9 (Interrupt Priority Control 9) NVMCOM (Flash Memory Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) OVDCON (Override Control) PDC2 (PWM Duty Cycle 2) PDC3 (PWM Duty Cycle 4) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control Register 155 PMD2 (Peripheral Module Disable Control Register 	125 126 127 128 129 114 115 116 117 118 119 120 121 175 146 150 188 189 190 190 149 1) 2)
 IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC6 (Interrupt Priority Control 8)	125 126 127 128 129 114 115 116 117 118 119 120 121 75 146 150 88 189 190 190 149 1) 2) 3)
 IPC14 (Interrupt Priority Control 14) IPC15 (Interrupt Priority Control 15) IPC16 (Interrupt Priority Control 17) IPC2 (Interrupt Priority Control 2) IPC3 (Interrupt Priority Control 3) IPC4 (Interrupt Priority Control 4) IPC5 (Interrupt Priority Control 5) IPC6 (Interrupt Priority Control 6) IPC7 (Interrupt Priority Control 7) IPC8 (Interrupt Priority Control 8)	125 126 127 128 129 114 115 116 117 118 119 120 121 75 146 150 188 189 190 190 149 1) 2) 3)

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Program Memory Product Group Pin Count —— Tape and Reel Fla		Examples: a) dsPIC33FJ64MC706I/PT: Motor Control dsPIC33, 64 KB program memory, 64-pin, Industrial temp., TQFP package.
Architecture:	33 = 16-bit Digital Signal Controller	
Flash Memory Family:	FJ = Flash program memory, 3.3V	
Product Group:	MC5 = Motor Control family MC7 = Motor Control family	
Pin Count:	06 = 64-pin 08 = 80-pin 10 = 100-pin	
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial)	
Package:	PT = 10x10 or 12x12 mm TQFP (Thin Quad Flat- pack) PF = 14x14 mm TQFP (Thin Quad Flatpack)	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise)	