

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc710-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

·o. (JUIFU			EGIST		Г											
SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0180							Ou	tput Compai	e 1 Seconda	ary Register							xxxx
0182								Output Co	ompare 1 Re	egister							xxxx
0184	—	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
0186							Ou	tput Compai	re 2 Seconda	ary Register							xxxx
0188								Output Co	ompare 2 Re	egister							xxxx
018A	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
018C							Ou	tput Compai	re 3 Seconda	ary Register							xxxx
018E								Output Co	ompare 3 Re	egister							xxxx
0190	—	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
0192		Output Compare 4 Secondary Register										xxxx					
0194								Output Co	ompare 4 Re	egister							xxxx
0196	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
0198							Ou	tput Compai	re 5 Seconda	ary Register							xxxx
019A								Output Co	ompare 5 Re	egister							xxxx
019C	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
019E							Ou	tput Compai	re 6 Seconda	ary Register							xxxx
01A0								Output Co	ompare 6 Re	egister							xxxx
01A2	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
01A4							Ou	tput Compai	re 7 Second	ary Register							xxxx
01A6	Output Compare 7 Register									xxxx							
01A8	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
01AA							Ou	tput Compai	e 8 Second	ary Register							xxxx
01AC								Output Co	ompare 8 Re	egister							xxxx
01AE	—		OCSIDL	—	_	—	—	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
	SFR Addr 0180 0182 0184 0186 0188 0184 0186 0188 0184 0186 0188 0184 0185 0190 0192 0194 0196 0198 0197 0198 0190 0192 0194 0195 0196 0197 0198 0190 0191 0192 0140 0140 0141 0146 0148 0148 0141 0142 0143 0144 0146	SFR Addr Bit 15 0180	SFR Addr Bit 15 Bit 14 0180	SFR Addr Bit 15 Bit 14 Bit 13 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 0180	S. COULTPOT COUNTPARKE Redistrict (COUNTPARKE COUNTPARKE COUNT	S. COULTPOT COMPARE REGISTER MAP SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0180 0182 - - - - - - - - - - - 0182 -	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0180 Output Compare 1 Second Output Compare 1 Second Output Compare 1 Second Output Compare 1 Second 0184 — — OCSIDL — …	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0180 Output Compare 1 Secondary Register Output Compare 1 Secondary Register Output Compare 1 Secondary Register 0184 — — OCSIDL — …	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 8 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0180	Section Conversion Factor Interview SFR Addr Bit 15 Bit 13 Bit 12 Bit 11 Bit 10 Bit 8 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0180	S. OUTPOT COMPARE RESISTER MAP SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 0180	SPR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 1 Bit 0 0180

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: ADC1 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data	a Buffer 0								xxxx
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	_	AD12B	FOR	M<1:0>		SSRC<2:0>	>	_	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	,	VCFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	_		S	AMC<4:0>						ADCS	<7:0>				0000
AD1CHS123	0326	_	_	_	_	_	CH123	NB<1:0>	CH123SB	_	_	_	_	_	CH1231	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_		С	H0SB<4:0>	>		CH0NA	_	_		(CH0SA<4:0)>		0000
AD1PCFGH ⁽¹⁾	032A	PCFG31	PCFG30	PCFG29	PCFG28	PCFG27	PCFG26	PCFG25	PCFG24	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
AD1PCFGL	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSH ⁽¹⁾	032E	CSS31	CSS30	CSS29	CSS28	CSS27	CSS26	CSS25	CSS24	CSS23	CSS22	CSS21	CSS20	CSS19	CSS18	CSS17	CSS16	0000
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_	_	_	_	_	_	_	_	_	_	_	_	_		DMABL<2:	0>	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Not all ANx inputs are available on all devices. Refer to the device pin diagrams for available ANx inputs.

TABLE 4-18: ADC2 REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC2BUF0	0340								ADC Data	Buffer 0								xxxx
AD2CON1	0360	ADON	_	ADSIDL	ADDMABM	—	AD12B	FOR	M<1:0>		SSRC<2:0	>	_	SIMSAM	ASAM	SAMP	DONE	0000
AD2CON2	0362		VCFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS	—		SMPI	<3:0>		BUFM	ALTS	0000
AD2CON3	0364	ADRC	—	_		S	SAMC<4:0>						ADC	S<7:0>				0000
AD2CHS123	0366	_	—	—	_	—	CH123N	VB<1:0>	CH123SB	—	—	_		—	CH123	VA<1:0>	CH123SA	0000
AD2CHS0	0368	CH0NB	—	-	-		CH0S	B<3:0>		CH0NA	—	_	_		CH05	SA<3:0>		0000
Reserved	036A	_	_	_	_	_	_	_	_	_	—	_	_	_	_	_	_	0000
AD2PCFGL	036C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
Reserved	036E	_	_	_	_	_	_	_	_	_	—	_	_	_	_	_	_	0000
AD2CSSL	0370	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD2CON4	0372	_	—	_	_	—	_	_	_	_	_	_		_		DMABL<2:	0>	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

	-19. DWA REGISTER WAF(CONTINOED)																	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								P	AD<15:0>								0000
DMA5CNT	03C6	—		—	_	—						CN1	<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	—	_	_		—	AMOD	E<1:0>	—	—	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0	>			0000
DMA6STA	03CC								S	TA<15:0>								0000
DMA6STB	03CE		STB<15:0> 0000										0000					
DMA6PAD	03D0	PAD<15:0> 0000									0000							
DMA6CNT	03D2	_	_	_	_	_	_					CN1	<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE		—	—	—		—	_				I	RQSEL<6:0	>			0000
DMA7STA	03D8								S	TA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								P	AD<15:0>								0000
DMA7CNT	03DE	E 0000									0000							
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	—	—	—	—		LSTCH	1<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4	E4 DSADR<15:0> 0000																

TABLE 4-19: DMA REGISTER MAP(CONTINUED)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

dsPIC33FJXXXMCX06/X08/X10

TABLE 4-22: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1(CONTINUED)

									1									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C				SID<	:10:3>					SID<2:0>		_	EXIDE	—	EID<1	7:16>	xxxx
C1RXF11EID	046E				EID<	:15:8>							EID<	7:0>				xxxx
C1RXF12SID	0470		SID<10:3>								SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF12EID	0472				EID<	:15:8>				EID<7:0>								xxxx
C1RXF13SID	0474				SID<	:10:3>				SID<2:0> — EXIDE —							7:16>	xxxx
C1RXF13EID	0476				EID<	:15:8>				EID<7:0>								xxxx
C1RXF14SID	0478				SID<	:10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF14EID	047A		EID<15:8>										EID<	7:0>				xxxx
C1RXF15SID	047C		SID<10:3>							SID<2:0> — EXIDE — EID<17:16>						7:16>	xxxx	
C1RXF15EID	047E		EID<15:8>							EID<7:0>						xxxx		

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

NOTES:

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF
bit 15							bit 8
							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INTOIF
bit 7							bit 0
Logond:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit read	d as '0'	
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	Iown
			•				
bit 15	Unimplemen	ted: Read as	ʻ0'				
bit 14	DMA1IF: DM	A Channel 1 D	ata Transfer C	Complete Interr	rupt Flag Status	bit	
	1 = Interrupt r	request has oc	curred				
	0 = Interrupt i	request has no	ot occurred				
bit 13	AD1IF: ADC1	Conversion C	Complete Interi	rupt Flag Statu	is bit		
	1 = Interrupt r 0 = Interrupt r	request has oc request has no	currea ot occurred				
bit 12	U1TXIF: UAF	RT1 Transmitte	r Interrupt Flag	g Status bit			
	1 = Interrupt r	request has oc	curred	-			
	0 = Interrupt i	request has no	ot occurred				
bit 11	U1RXIF: UAF	RT1 Receiver I	nterrupt Flag S	Status bit			
	1 = Interrupt i	request has oc request has no	curred				
bit 10	SPI1IF: SPI1	Event Interrur	ot Flag Status I	oit			
2.1.10	1 = Interrupt r	request has oc	curred				
	0 = Interrupt r	request has no	ot occurred				
bit 9	SPI1EIF: SPI	1 Fault Interru	pt Flag Status	bit			
	1 = Interrupt r	request has oc	curred				
hit 8	T3IF: Timer3	Interrunt Flag	Status hit				
bit o	1 = Interrupt r	request has oc	curred				
	0 = Interrupt i	request has no	ot occurred				
bit 7	T2IF: Timer2	Interrupt Flag	Status bit				
	1 = Interrupt r	request has oc	curred				
hit 6		request has no	annol 2 Intorr	unt Elaa Statur	- hit		
Dit O	1 = Interrupt r	request has or		upt Flay Status	S DIL		
	0 = Interrupt r	request has no	ot occurred				
bit 5	IC2IF: Input C	Capture Chann	el 2 Interrupt I	-lag Status bit			
	1 = Interrupt r	request has oc	curred				
b :# 4		request has no	t occurred	Complete Inte	munt Elea Otati	- hit	
DIL 4	1 = Interrupt r	via Channel U		Complete Inte	mupt Flag Statu	IS DIL	
	0 = Interrupt	request has no	ot occurred				
bit 3	T1IF: Timer1	Interrupt Flag	Status bit				
	1 = Interrupt r	request has oc	curred				
	0 = Interrupt i	request has no	ot occurred				

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T6IF	DMA4IF		OC8IF	OC7IF	OC6IF	OC5IF	IC6IF
bit 15							bit 8
r						_	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF
bit 7							bit 0
· ·							
Legend:	1. 14		L 14				
R = Readable	DIT	vv = vvritable	DIT	U = Unimple	mented bit, read		
-n = value at F	-OR	"I" = Bit is set		$0^{\circ} = Bit is cle$	eared	x = Bit is unkr	nown
bit 15	TELE. Timore	Interrupt Elea	Statue bit				
bit 15	1 = Interrunt r	request has on					
	0 = Interrupt r	request has no	toccurred				
bit 14	DMA4IF: DM	A Channel 4 D	ata Transfer C	Complete Interi	rupt Flag Status	bit	
	1 = Interrupt r	equest has oc	curred				
	0 = Interrupt r	request has no	t occurred				
bit 13	Unimplemen	ted: Read as '	0'				
bit 12	OC8IF: Outpu	ut Compare Ch	annel 8 Interr	upt Flag Status	s bit		
	1 = Interrupt r	equest has oc	currea t occurred				
bit 11	OC7IF: Outpu	ut Compare Ch	annel 7 Interr	upt Flag Status	s bit		
	1 = Interrupt r	equest has oc	curred	1 0			
	0 = Interrupt r	request has no	t occurred				
bit 10	OC6IF: Outpu	ut Compare Ch	annel 6 Interr	upt Flag Status	s bit		
	1 = Interrupt r	equest has oc equest has no	curred				
bit 9	OC5IF: Outpu	ut Compare Ch	annel 5 Interr	upt Flag Status	s bit		
	1 = Interrupt r	equest has oc	curred				
	0 = Interrupt r	equest has no	toccurred				
bit 8	IC6IF: Input C	Capture Chann	el 6 Interrupt I	-lag Status bit			
	1 = Interrupt r 0 = Interrupt r	equest has oc	t occurred				
bit 7	IC5IF: Input C	Capture Channe	el 5 Interrupt f	-lag Status bit			
	1 = Interrupt r	equest has oc	curred	0			
	0 = Interrupt r	equest has no	t occurred				
bit 6	IC4IF: Input C	Capture Channe	el 4 Interrupt I	-lag Status bit			
	1 = Interrupt r	equest has oc request has no	curred				
bit 5		Canture Chann	el 3 Interrunt I	- Iao Status hit			
Sito	1 = Interrupt r	request has oc	curred	lag olatao bit			
	0 = Interrupt r	equest has no	t occurred				
bit 4	DMA3IF: DM	A Channel 3 D	ata Transfer C	Complete Interi	rupt Flag Status	bit	
	1 = Interrupt r	equest has oc	curred				
hit 2		equest has no		h:t			
DIL 3	1 = Interrupt r	event interrup	n Fiag Status	DIL			
	0 = Interrupt r	request has no	t occurred				
	•						

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

9.1 CPU Clocking System

There are seven system clock options provided by the dsPIC33FJXXXMCX06/X08/X10:

- FRC Oscillator
- · FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- LPRC Oscillator
- · FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The FRC (Fast RC) internal oscillator runs at a nominal frequency of 7.37 MHz. The user software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- 1. XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 2. HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- 3. EC (External Clock): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The LPRC (Low-Power RC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase Locked Loop (PLL) to provide a wide range of output frequencies for device operation. PLL configuration is described in **Section 9.1.3 "PLL Configuration"**.

The FRC frequency depends on the FRC accuracy (see Table 26-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to **Section 23.1 "Configuration Bits**" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose between twelve different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected), Fosc, is divided by 2 to generate the device instruction clock (FcY) and the peripheral clock time base (FP). FcY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJXXXMCX06/ X08/X10 architecture.

Instruction execution speed or device operating frequency, FCY, is given by the following equation:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

 $FCY = \frac{FOSC}{2}$

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides a significant amount of flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected to be in the range of 0.8 MHz to 8 MHz. Since the minimum prescale factor is 2, this implies that FIN must be chosen to be in the range of 1.6 MHz to 16 MHz. The prescale factor, 'N1', is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor, 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor, 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS.

For a primary oscillator or FRC oscillator output, 'FIN', the PLL output, 'FOSC', is given by the following equation:

EQUATION 9-2: Fosc CALCULATION

 $FOSC = FIN \cdot \left(\frac{M}{N1 \cdot N2}\right)$



DS70287C-page 166

NOTES:

REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	_	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7					·	•	bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

DAMA	DAMO	DAMA	11.0		DAMO		
			0-0	R/W-UHC			R-1
UTXISEL1	UTXINV	UTXISELU		UTXBRK	UIXEN	UIXBF	
bit 15							bit 8
DAMA	DAMO		D 4				
R/W-U	R/W-U					R/C-U	
	EL<1:0>	ADDEN	RIDLE	PERR	FERR	UERR	
DIL 7							Dit U
Logondy		UC - Hordwor	o algorid				
R - Roadablo	hit	W = Writabla k		II – Unimplor	montod bit road		
		'' - Viilable i	Л	0 - Onimplei	nenteu bit, reau	v – Dit io upkr	2014/2
	OK	I – DILIS SEL			areu		IOWIT
bit 15,13	UTXISEL<1:0 11 = Reserve 10 = Interrupt transmit 01 = Interrupt operatio 00 = Interrupt	D>: Transmissio d; do not use when a charac buffer becomes when the last of ns are complete when a charac	n Interrupt M ter is transfe s empty character is s ed ter is transfe	lode Selection erred to the Transhifted out of the	bits nsmit Shift Regi e Transmit Shift nsmit Shift Regi	ster, and as a r Register; all tr	esult, the ansmit
	at least of	one character o	pen in the tra	ansmit buffer)	Ionit Onit Regi		
bit 14	UTXINV: Trar	nsmit Polarity In	version bit				
	$\frac{\text{If IREN = 0:}}{1 = \text{UxTX Idle}}$ $0 = \text{UxTX Idle}$ $\frac{\text{If IREN = 1:}}{1 = \text{IrDA}^{\text{®}} \text{ en}}$ $0 = \text{IrDA}^{\text{®}} \text{ en}$	e state is '0' e state is '1' coded UxTX Idl coded UxTX Idl	e state is '1' e state is '0'				
bit 12	Unimplemen	ted: Read as 'c)'				
bit 11	UTXBRK: Tra	ansmit Break bit	t				
hit 10	1 = Send Syr cleared b 0 = Sync Bre	nc Break on nex by hardware upo eak transmission	t transmission on completion disabled or	on – Start bit, fo n completed	llowed by twelve	∍ '0' bits, follow	ed by Stop bit;
bit TO	1 - Transmit		nin controlle				
	0 = Transmit by port.	disabled, any p	pending trans	smission is abo	orted and buffer	is reset. UxTX	pin controlled
bit 9	UTXBF: Tran	smit Buffer Full	Status bit (re	ead-only)			
	1 = Transmit 0 = Transmit	buffer is full buffer is not ful	l, at least one	e more characte	er can be writte	n	
bit 8	TRMT: Transi	mit Shift Registe	er Empty bit	(read-only)			
	1 = Transmit 0 = Transmit	Shift Register is Shift Register is	empty and t s not empty,	ransmit buffer is a transmission	s empty (the last is in progress o	transmission h r queued	as completed)
bit 7-6	URXISEL<1:	0>: Receive Inte	errupt Mode	Selection bits			
	11 = Interrupt 10 = Interrupt 0x = Interrupt buffer. R	t is set on UxRS t is set on UxRS t is set when an teceive buffer ha	SR transfer m SR transfer m y character i as one or mo	naking the recein naking the recein s received and pre characters.	ive buffer full (i.e ive buffer 3/4 ful transferred fron	e., has 4 data c Il (i.e., has 3 da n the UxRSR to	haracters) Ita characters) Ithe receive

Note 1: Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F Family Reference Manual"* for information on enabling the UART module for transmit operation.

The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM. Note:

REGISTER 21-27: CiTRBnSID: ECAN™ BUFFER n STANDARD IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE
bit 7		•					bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	1 = Message will request remote transmission0 = Normal message
bit 0	IDE: Extended Identifier bit
	 1 = Message will transmit extended identifier 0 = Message will transmit standard identifier

REGISTER 21-28: CITRBnEID: ECAN™ BUFFER n EXTENDED IDENTIFIER (n = 0, 1, ..., 31)

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x R/W-x	
—	—	—	—	EID17	EID16	EID15	EID14
bit 15	it 15						

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	
bit 7 bi								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

REGISTER 22-2: ADxCON2: ADCx CONTROL REGISTER 2 (where x = 1 or 2)

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG<2:	0>		_	CSCNA	CHPS	3<1:0>
bit 15							bit 8
		D 444 0	5444.0	D #44 0	D # 44 0	D 444 0	D M M A
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—		SMPI	<3:0>		BOEM	ALIS bit 0
							DILU
Legend:							
R = Readable	bit	W = Writabl	e bit	U = Unimple	emented bit, read	d as '0'	
-n = Value at P	POR	'1' = Bit is s	et	'0' = Bit is cl	leared	x = Bit is unk	nown
	V050 404		Here Deferred	0	- 1-:		
DIT 15-13	VCFG<2:0	U>: Converter Vo	Ditage Reference		n dits		
		VREF+	VREF-				
	000		Avss				
	010		External VREF-				
	011	External VREF+	External VREF-				
	1xx	Avdd	Avss				
bit 12-11	Unimplen	nented: Read as	s 'O'				
bit 10	CSCNA: S	Scan Input Selec	tions for CH0+ d	uring Sample	e A bit		
	1 = Scan	inputs					
hit 9-8		n>: Selects Chai	nnels I Itilized hits				
bit 5-0	When AD	12B = 1. CHPS	<1:0> is: U-0. Ur	, nimplemente	d. Read as '0'		
	1x = Con	verts CH0, CH1	, CH2 and CH3		,		
	01 = Con	verts CH0 and C	CH1				
bit 7	BUES: Bu	iffer Fill Status bi	it (only valid whe	n BUFM = 1)			
	1 = ADC 0 = ADC	is currently filling	second half of b first half of buffe	ouffer, user should	ould access data	a in the first ha the second ha	ulf alf
bit 6	Unimplen	nented: Read as	s 'O'	,			
bit 5-2	SMPI<3:0	>: Selects Increi	ment Rate for DN	A Addresses	s bits or number	of sample/con	version
	1111 = In	crements the I	DMA address o	or generates	interrupt after	completion c	of every 16th
	sa 1110 = In	ample/conversion crements the l ample/conversion	n operation DMA address o n operation	or generates	interrupt after	completion o	of every 15th
	•						
	• 0001 = In sa	crements the mple/conversion	DMA address of operation	or generates	interrupt after	completion of	of every 2nd
	0000 = In sa	crements the mple/conversion	DMA address operation	or generat	tes interrupt a	fter completion	on of every
bit 1	BUFM: Bu	uffer Fill Mode S	elect bit				
	1 = Starts 0 = Alway	s filling first half o /s starts filling bu	of buffer on first in uffer from the beg	iterrupt and th jinning	he second half of	f buffer on nex	t interrupt
bit 0	ALTS: Alternative Alternativ	ernate Input San channel input se	nple Mode Select elects for Sample	t bit A on first sar	mple and Sample	e B on next sa	mple
	0 = Aiway	ys uses channel	input selects for	Sample A			

REGISTER	22-3: ADx0	CON3: ADCx C	ONTROL R	EGISTER 3			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC		—			SAMC<4:0>	[1]	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADCS	<7:0> ⁽²⁾			
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown
bit 15	ADRC: ADC	C Conversion Clo	ock Source bit	t			
	1 = ADC inte	ernal RC clock					
	0 = Clock de	erived from syste	em clock				
bit 14-13	Unimpleme	ented: Read as '	0'				
bit 12-8	SAMC<4:0>	Auto Sample 1	Fime bits ⁽¹⁾				
	11111 = 31	TAD					
	•						
	• 00001 = 1]	Γαρ					
	00000 = 0	TAD					
bit 7-0	ADCS<7:0>	. ADC Conversi	on Clock Sele	ect bits ⁽²⁾			
	11111111	= Reserved					
	•						
	•						
	•						
	01000000	= Reserved					
	00111111 =	= Tcy · (ADCS<	7:0> + 1) = 64	$\cdot \text{TCY} = \text{TAD}$			
	•						
	•						
	•						
	00000010 =	= TCY · (ADCS<	7:0> + 1) = 3	• TCY = TAD			
	00000001	- 101 · (ADCS< = TCY · (ADCS<	(1.0 - + 1) = 2 7(0 > + 1) = 1	• $TCY = TAD$ • $TCY = TAD$			
Note 1: T	his bit only use	ed if ADxCON1<	SSRC> = 1.				

2: This bit is not used if ADxCON3<ADRC> = 1.

IADL	C 24-2.	INSTRU											
Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected						
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV						
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV						
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV						
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV						
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide		18	N,Z,C,OV						
31	DO	DO	<pre>#lit14,Expr</pre>	Do code to PC + Expr, lit14 + 1 times	2	2	None						
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None						
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB						
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB						
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None						
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С						
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С						
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С						
38	GOTO	GOTO	Expr	Go to address	2	2	None						
		GOTO	Wn	Go to indirect	1	2	None						
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z						
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z						
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z						
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z						
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z						
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z						
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z						
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z						
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z						
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z						
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z						
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB						
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None						
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z						
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z						
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z						
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z						
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z						
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB						
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB						
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None						
		MOV	f	Move f to f	1	1	N,Z						
		MOV	f,WREG	Move f to WREG	1	1	N,Z						
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None						
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None						
		MOV	Wn,f	Move Wn to f	1	1	None						
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None						
		MOV	WREG, f	Move WREG to f	1	1	N,Z						
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None						
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None						
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None						

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

26.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJXXXMCX06/X08/X10 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJXXXMCX06/X08/X10 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital-only pin with respect to Vss	0.3V to +5.6V
Voltage on VCAP/VDDCORE with respect to Vss	2.25V to 2.75V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 26-2).
 - **3:** Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Parameter No.	Typical ⁽¹⁾	Мах	Units		Conditions		
Idle Current (II	DLE): Core Of	F Clock ON	Base Curren	t ⁽²⁾			
DC40d	3	25	mA	-40°C			
DC40a	3	25	mA	+25°C	3 3\/	10 MIPS	
DC40b	3	25	mA	+85°C	0.01		
DC41d	4	25	mA	-40°C		16 MIPS	
DC41a	5	25	mA	+25°C	3.3V		
DC41b	6	25	mA	+85°C			
DC42d	8	25	mA	-40°C			
DC42a	9	25	mA	+25°C	3.3V	20 MIPS	
DC42b	10	25	mA	+85°C			
DC43a	15	25	mA	+25°C			
DC43d	15	25	mA	-40°C	3.3V	30 MIPS	
DC43b	15	25	mA	+85°C			
DC44d	16	25	mA	-40°C			
DC44a	16	25	mA	+25°C	3.3V	40 MIPS	
DC44b	16	25	mA	+85°C			

TABLE 26-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.





TABLE 26-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAF	AC CHARACTERISTICS			I Operatin otherwise g temperat	g Conditio stated) ure -40°0	ons: 3.0V te C ≤ Ta ≤ +	o 3.6V ·85°C for Industrial
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions				
OC15	Tfd	Fault Input to PWM I/O Change			50	ns	_
OC20	TFLT	Fault Input Pulse-Width	50		_	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

АС СНА	RACTERIS	STICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial			
Param No.	Param No. Symbol Charact		eristic	Min	Max	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	—
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μs	_
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾		100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾		300	ns	
IS25	TSU:DAT	Data Input	100 kHz mode	250	—	ns	_
		Setup Time	400 kHz mode	100	—	ns	
			1 MHz mode ⁽¹⁾	100	_	ns	
IS26	THD:DAT	Data Input	100 kHz mode	0	_	μs	_
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode ⁽¹⁾	0	0.3	μs	
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	_	μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	—	μs	Start condition
			1 MHz mode ⁽¹⁾	0.25	_	μs	
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μs	After this period, the first
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated
			1 MHz mode ⁽¹⁾	0.25	_	μs	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	_	μs	_
		Setup Time	400 kHz mode	0.6	—	μs	
			1 MHz mode ⁽¹⁾	0.6	—	μs	
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	
		Hold Time	400 kHz mode	600	_	ns	
			1 MHz mode ⁽¹⁾	250		ns	
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	
		From Clock	400 kHz mode	0	1000	ns	
			1 MHz mode ⁽¹⁾	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission
			1 MHz mode ⁽¹⁾	0.5		μs	can start
IS50	Св	Bus Capacitive Lo	ading		400	pF	—

TABLE 26-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).