

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj128mc710t-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



High-Performance, 16-Bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (at 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)

High-Performance DSC CPU:

- · Modified Harvard architecture
- C compiler optimized instruction set
- · 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Two 40-bit accumulators:
 - With rounding and saturation options
- · Flexible and powerful addressing modes:
 - Indirect, Modulo and Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- · 32/16 and 16/16 divide operations
- · Single-cycle multiply and accumulate:
- Accumulator write back for DSP operations
- Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA
- 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Interrupt Controller:

- 5-cycle latency
- · Up to 67 available interrupt sources
- · Up to five external interrupts
- · Seven programmable priority levels
- · Five processor exceptions

Digital I/O:

- · Up to 85 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change on up to 24 pins
- · Output pins can drive from 3.0V to 3.6V
- All digital input pins are 5V tolerant
- 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- · Flash program memory, up to 256 Kbytes
- Data SRAM, up to 30 Kbytes (includes 2 Kbytes of DMA RAM)

System Management:

- Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated PLL
 - Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- · Fail-Safe Clock Monitor
- · Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

Timers/Capture/Compare/PWM:

- Timer/Counters, up to nine 16-bit timers:
 - Can pair up to make four 32-bit timers
 - 1 timer runs as Real-Time Clock with external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to eight channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to eight channels):
 - Single or Dual 16-Bit Compare mode
 - 16-bit Glitchless PWM mode



DATA MEMORY MAP FOR dsPIC33FJXXXMCX06/X08/X10 DEVICES WITH 16 KB

TABLE 4-1: CPU CORE REGISTERS MAP(CONTINUED)

					•	-	- ,											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
YMODSRT	004C							١	YS<15:1>								0	xxxx
YMODEND	004E		_					١	YE<15:1>								1	xxxx
XBREV	0050	BREN								XB<14:0>								xxxx
DISICNT	0052	_	_						Disabl	e Interrupts	Counter R	legister						xxxx
BSRAM	0750	_	—	—	—	—	—	_	—	_	—	—		—	IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	_	_	_	_	_	_	_	_	_	_	_		—	IW_SSR	IR_SSR	RL_SSR	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

·o. (JUIFU			EGIST		Г											
SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0180							Ou	tput Compai	e 1 Second	ary Register							xxxx
0182								Output Co	ompare 1 Re	egister							xxxx
0184	—	OCSIDL OCFLT OCTSEL OCM<2:0>							0000								
0186		Output Compare 2 Secondary Register								xxxx							
0188		Output Compare 2 Register								xxxx							
018A	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
018C							Ou	tput Compai	re 3 Seconda	ary Register							xxxx
018E								Output Co	ompare 3 Re	egister							xxxx
0190	—	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
0192		Output Compare 4 Secondary Register									xxxx						
0194								Output Co	ompare 4 Re	egister							xxxx
0196	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
0198							Ou	tput Compai	re 5 Seconda	ary Register							xxxx
019A								Output Co	ompare 5 Re	egister							xxxx
019C	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
019E							Ou	tput Compai	re 6 Seconda	ary Register							xxxx
01A0								Output Co	ompare 6 Re	egister							xxxx
01A2	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
01A4							Ou	tput Compai	re 7 Second	ary Register							xxxx
01A6								Output Co	ompare 7 Re	egister							xxxx
01A8	_		OCSIDL	—	_	—	—	_	_	_		OCFLT	OCTSEL		OCM<2:0>		0000
01AA		Output Compare 8 Secondary Register									xxxx						
01AC								Output Co	ompare 8 Re	egister							xxxx
01AE	—		OCSIDL	—	_	—	—	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
	SFR Addr 0180 0182 0184 0186 0188 0184 0186 0188 0184 0186 0188 0184 0185 0190 0192 0194 0196 0198 0197 0198 0190 0192 0194 0195 0196 0197 0198 0190 0191 0192 0140 0140 0141 0146 0148 0148 0141 0142 0143 0144 0146	SFR Addr Bit 15 0180	SFR Addr Bit 15 Bit 14 0180	SFR Addr Bit 15 Bit 14 Bit 13 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 0180	S. COULTPOT COUNTPARKE Record of the countparket Recountparket Record of the countparket<	S. COULTPOT COMPARE REGISTER MAP SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 0180 0182 - - - - - - - 0182 0184 - - OCSIDL - - - - - - - 0 0182 - 0184 - - - - - 0 0186 - - - - - 0 0188 - 0188 - - - - - - - 0 0186 - 0186 - - - - - 0186 - 0192 0192 - - - - 0 - 0 - 0 - - - - 0 - 0 - 0 - 0 1 0 1 0 1 0 1 0	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0180 Output Compare 1 Second Output Compare 2 Second Output Compare 3 Second Output Compare 4 Second Output Compare 4 Second Output Compare 4 Second Output Compare 4 Second Output Compare 5 Second Output Compare 6 Second Output Compare 6 Second Output Compare 7 Seco	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0180 Output Compare 1 Secondary Register Output Compare 1 Secondary Register Output Compare 1 Secondary Register 0184 — — OCSIDL — …	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 8 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0180	Section Conversion Factor Interview SFR Addr Bit 15 Bit 13 Bit 12 Bit 11 Bit 10 Bit 8 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 0180	S. OUTPOT COMPARE RESISTER MAP SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 0180	SFR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 0180	SPR Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 1 Bit 0 0180

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



							,			
		Norma	al Addres	SS	Bit-Reversed Address					
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal	
0	0	0	0	0	0	0	0	0	0	
0	0	0	1	1	1	0	0	0	8	
0	0	1	0	2	0	1	0	0	4	
0	0	1	1	3	1	1	0	0	12	
0	1	0	0	4	0	0	1	0	2	
0	1	0	1	5	1	0	1	0	10	
0	1	1	0	6	0	1	1	0	6	
0	1	1	1	7	1	1	1	0	14	
1	0	0	0	8	0	0	0	1	1	
1	0	0	1	9	1	0	0	1	9	
1	0	1	0	10	0	1	0	1	5	
1	0	1	1	11	1	1	0	1	13	
1	1	0	0	12	0	0	1	1	3	
1	1	0	1	13	1	0	1	1	11	
1	1	1	0	14	0	1	1	1	7	
1	1	1	1	15	1	1	1	1	15	

TABLE 4-37: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:				
R = Readable	bit	W = Writable bit	U = Unimplemented bit, re-	ad as '0'
-n = Value at P	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	NSTDIS: Inte 1 = Interrupt 0 = Interrupt	errupt Nesting Disable bit nesting is disabled nesting is enabled	t	
bit 14	OVAERR: Ac 1 = Trap was 0 = Trap was	cumulator A Overflow T caused by overflow of A not caused by overflow	rap Flag bit Accumulator A of Accumulator A	
bit 13	OVBERR: Ad 1 = Trap was 0 = Trap was	ccumulator B Overflow T caused by overflow of A not caused by overflow	rap Flag bit Accumulator B of Accumulator B	
bit 12	COVAERR: A 1 = Trap was 0 = Trap was	Accumulator A Catastrop caused by catastrophic not caused by catastrop	ohic Overflow Trap Flag bit overflow of Accumulator A ohic overflow of Accumulator A	
bit 11	COVBERR: 1 = Trap was 0 = Trap was	Accumulator B Catastrop caused by catastrophic not caused by catastrop	ohic Overflow Trap Flag bit overflow of Accumulator B ohic overflow of Accumulator B	
bit 10	OVATE: Accult 1 = Trap over 0 = Trap disa	umulator A Overflow Tra flow of Accumulator A bled	p Enable bit	
bit 9	OVBTE: Acc 1 = Trap over 0 = Trap disa	umulator B Overflow Tra flow of Accumulator B bled	p Enable bit	
bit 8	COVTE : Cata 1 = Trap on c 0 = Trap disa	astrophic Overflow Trap atastrophic overflow of A bled	Enable bit Accumulator A or B enabled	
bit 7	SFTACERR: 1 = Math error 0 = Math error	Shift Accumulator Error or trap was caused by an or trap was not caused b	Status bit n invalid accumulator shift y an invalid accumulator shift	
bit 6	DIV0ERR: An 1 = Math error 0 = Math error	ithmetic Error Status bit or trap was caused by a o or trap was not caused b	divide by zero y a divide by zero	
bit 5	DMACERR: 1 = DMA con 0 = DMA con	DMA Controller Error Sta troller error trap has occ troller error trap has not	atus bit urred occurred	
bit 4	MATHERR: <i>A</i> 1 = Math error 0 = Math error	Arithmetic Error Status b or trap has occurred or trap has not occurred	it	

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3 (CONTINUED)

- bit 1 SI2C2IF: I2C2 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 T7IF: Timer7 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		T8IP<2:0>		—		MI2C2IP<2:0>						
bit 15							bit 8					
												
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		SI2C2IP<2:0>		—		T7IP<2:0>						
bit 7							bit 0					
Logond:												
R = Readable	bit	W = Writable k	oit	U = Unimplei	mented bit re	ad as '0'						
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own					
							•					
bit 15	Unimpleme	ented: Read as 'o	,									
bit 14-12	T8IP<2:0>:	Timer8 Interrupt	Priority bits									
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)								
	•											
	•											
	001 = Interr	rupt is priority 1										
	000 = Interrupt source is disabled											
bit 11	Unimpleme	Unimplemented: Read as '0'										
bit 10-8	MI2C2IP<2	:0>: I2C2 Master	Events Inter	rupt Priority bite	S							
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)								
	•											
	•											
	001 = Interr 000 = Interr	upt is priority 1	abled									
bit 7	Unimpleme	ented: Read as 'c	3									
bit 6-4	SI2C2IP<2:	0>: I2C2 Slave E	vents Interru	pt Priority bits								
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)								
	•											
	•											
	001 = Interr	rupt is priority 1										
	000 = Interr	upt source is disa	abled									
bit 3	Unimpleme	ented: Read as 'o	3									
bit 2-0	T7IP<2:0>:	Timer7 Interrupt	Priority bits									
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)								
	•											
	•											
	001 = Interr	upt is priority 1	blad									
	000 = interr	upt source is disa	Dela									

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source, do the following:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development tool suite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

REGISTER	10-3: PMD	3: PERIPHER	AL MODUL	E DISABLE C	ONTROL R	EGISTER 3				
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
T9MD	T8MD	T7MD	T6MD			—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
		—				I2C2MD	AD2MD			
bit 7							bit 0			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	T9MD: Timer 1 = Timer9 m	T9MD: Timer9 Module Disable bit 1 = Timer9 module is disabled								
	0 = Timer9 m	nodule is enable	ed							
bit 14	T8MD: Time	^r 8 Module Disal	ole bit							
	1 = Timer8 m 0 = Timer8 m	nodule is disable nodule is enable	ed ed							
bit 13	T7MD: Time: 1 = Timer7 m	7 Module Disal	ole bit ed							
hit 12	T6MD: Time	6 Module Disat	nle hit							
51(12	1 = Timer6 m 0 = Timer6 m	nodule is disable	ed ed							
bit 11-2	Unimplemer	nted: Read as '	0'							
bit 1	12C2MD: 12C 1 = 12C2 mod 0 = 12C2 mod	I2C2MD: I2C2 Module Disable bit 1 = I2C2 module is disabled 0 = I2C2 module is enabled								
bit 0	AD2MD: AD2	2 Module Disab	le bit							
	1 = AD2 mod 0 = AD2 mod	lule is disabled lule is enabled								

11.0 I/O PORTS

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pins will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

Note: The voltage on a digital input pin can be between -0.3V to 5.6V.



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0					
TON	_	TSIDL	_	—		_	_					
bit 15							bit 8					
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0					
	TGATE	TCKPS	S<1:0>		TSYNC	TCS	_					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown					
bit 15	TON: Timer1	On bit										
	1 = Starts 16-	bit Timer1										
hit 14		ted: Read as '	ר י									
bit 13	TSIDI · Ston i	n Idle Mode bit										
bit 10	1 = Discontinue module operation when device enters Idle mode											
	0 = Continue	module operat	ion in Idle mo	de								
bit 12-7	Unimplemented: Read as '0'											
bit 6	TGATE: Timer1 Gated Time Accumulation Enable bit											
	When T1CS =	= 1:										
	This bit is igno	ored.										
	When $11CS =$	<u>= 0:</u>	onablod									
	0 = Gated tim	le accumulation	n disabled									
bit 5-4	TCKPS<1:0>	: Timer1 Input	Clock Presca	le Select bits								
	11 = 1:256	·										
	10 = 1:64											
	01 = 1:8											
hit 3		tod: Pead as '	ר י									
bit 2		r1 Extornal Clo) ock Input Svn	chronization S	plact hit							
DIL Z	When TCS =		JCK IIIput Syli	chionization 36								
	1 = Synchron	<u>±:</u> ize external clo	ck input									
	0 = Do not sy	nchronize exte	rnal clock inp	ut								
	When TCS =	<u>0:</u>										
	This bit is igno	ored.										
bit 1	TCS: Timer1 Clock Source Select bit											
	$\mu = \text{External clock from pin FTCK (on the fising edge)}$ 0 = Internal clock (Fcy)											
bit 0	Unimplemen	ted: Read as '	ר י									
Situ	Cimplement		5									

16.0 MOTOR CONTROL PWM MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Motor Control PWM" (DS70187) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

This module simplifies the task of generating multiple, synchronized Pulse-Width Modulated (PWM) outputs. In particular, the following power and motion control applications are supported by the PWM module:

- · 3-Phase AC Induction Motor
- Switched Reluctance (SR) Motor
- Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)
- The PWM module has the following features:
- Eight PWM I/O pins with four duty cycle generators
- Up to 16-bit resolution

- 'On-the-fly' PWM frequency changes
- · Edge and Center-Aligned Output modes
- · Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center-Aligned mode
- Output override control for Electrically Commutative Motor (ECM) operation
- 'Special Event' comparator for scheduling other peripheral events
- Fault pins to optionally drive each of the PWM output pins to a defined state
- Duty cycle updates are configurable to be immediate or synchronized to the PWM time base

This module contains four duty cycle generators, numbered 1 through 4. The module has eight PWM output pins, numbered PWM1H/PWM1L through PWM4H/PWM4L. The eight I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.

The PWM module allows several modes of operation which are beneficial for specific power control applications.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—	—	_		SEVO	PS<3:0>				
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
	—	—	—	—	IUE	OSYNC	UDIS			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown			
bit 15-12	Unimplemen	ted: Read as '	0'							
bit 11-8	SEVOPS<3:0>: PWM Special Event Trigger Output Postscale Select bits									
	1111 = 1:16 postscale									
	•									
	•									
	•									
	0001 = 1:2 pc	ostscale								
hit 7-3		ted: Read as '	n'							
bit 2		te Undate Ena	o ble bit							
5112	1 = Updates t	to the active PD)C registers a	are immediate						
	0 = Updates t	to the active PD	C registers a	are synchronize	d to the PWM	time base				
bit 1	OSYNC: Outp	out Override Sy	nchronizatio	n bit						
	1 = Output ov	verrides via the	OVDCON re	gister are syncl	nronized to the	PWM time base	e			
	0 = Output ov	verrides via the	OVDCON re	gister occur on	next TCY boun	dary				
bit 0	UDIS: PWM U	Jpdate Disable	bit							
	1 = Updates f	from Duty Cycle	e and Period	Buffer registers	are disabled					
	0 = Updates f	TOM Duty Cycle	e and Period	Builder registers	are enabled					

REGISTER 16-6: PWMxCON2: PWM CONTROL REGISTER 2



REGISTER 22-9: AD1PCFGH: ADC1 PORT CONFIGURATION REGISTER HIGH^(1,2,3)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PCFG31 | PCFG30 | PCFG29 | PCFG28 | PCFG27 | PCFG26 | PCFG25 | PCFG24 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| | | | | | | | |

bit 7							bit 0
PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16
R/W-0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

PCFG<31:16>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

- 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - 2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 port Configuration register exists.
 - **3:** PCFGx = ANx, where x = 16 through 31.

REGISTER 22-10: ADxPCFGL: ADCx PORT CONFIGURATION REGISTER LOW^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PCFG<15:0>:** ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

- **Note 1:** On devices without 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** On devices with two analog-to-digital modules, both AD1PCFGL and AD2PCFGL will affect the configuration of port pins multiplexed with AN0-AN15.
 - **3:** PCFGx = ANx, where x = 0 through 15.

Bit Field	Register	Description
GWRP	FGS	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 0001 = 1:2 0000 = 1:1
PWMPIN	FPOR	Motor Control PWM Module Pin Mode bit 1 = PWM module pins controlled by PORT register at device Reset (tri-stated) 0 = PWM module pins controlled by PWM module at device Reset (configured as output pins)

TABLE 23-2: dsPIC33FJXXXMCX06/X08/X10 CONFIGURATION BITS DESCRIPTION (CONTINUED)







Section Name Update Description Section 8.0 "Oscillator Configuration" Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources". Added the center frequency in the OSCTUN register for the FRC Tuning bits (TUN<5:0>) value 011111 and updated the center frequency for bits value 011110 (Register 8-4). Section 15.0 "Motor Control PWM Module" Removed sections 15.1 through 15.16 (redundant information, which is now available in the related section in the "dsPIC33F Family Reference Manual"). Updated SFR names in the PWM Module Block Diagram (Figure 15-1). Updated all register names (Register 16-1 through Register 15-15). Section 16.0 "Quadrature Encoder Removed sections 16.1 through 16.9 (redundant information, which Interface (QEI) Module" is now available in the related section in the "dsPIC33F Family Reference Manual"). Updated names in Quadrature Encoder Interface Block Diagram (Figure 16-1). Updated register names (Register 16-1 and Register 16-2). Section 17.0 "Serial Peripheral Interface Removed redundant information, which is now available in the (SPI)" related section in the "dsPIC33F Family Reference Manual". Removed sections 18.3 through 18.14, while retaining the I²C Block Section 18.0 "Inter-Integrated Circuit™ (I²C[™])" Diagram (Figure 18-1) (redundant information, which is now available in the related section in the "dsPIC33F Family Reference Manual"). Section 19.0 "Universal Asynchronous Removed sections 19.1 through 19.7 (redundant information, which **Receiver Transmitter (UART)**" is now available in the related section in the "dsPIC33F Family Reference Manual"). Section 20.0 "Enhanced CAN (ECAN™) Removed sections 20.4 through 20.6 (redundant information, which Module" is now available in the related section in the "dsPIC33F Family Reference Manual"). Updated Baud Rate Prescaler (BRP<5:0>) bit values in the CiCFG1 register (Register 20-9). Changed default bit value from '0' to '1' for bits 6 through 15 (FLTEN6-FLTEN15) in the CiFEN1 register (Register 20-11). Section 21.0 "10-Bit/12-Bit Analog-to-Removed Equation 21-1 (ADC Conversion Clock Period) and Figure 21-3 (ADC Transfer Function (10-Bit Example) in Section 21.0 "10-**Digital Converter (ADC)**" bit/12-bit Analog-to-Digital Converter (ADC)" Updated AN14 and AN15 ADC values in the ADC2 Module Block Diagram (Figure 21-2). Added Note 2 to ADC Conversion Clock Period Block Diagram (Figure 21-3). Added Note to ADxCHS0 register (Register 21-6). Updated ADC Conversion Clock Select bits in the ADxCON3 register from ADCS<5:0> to ADCS<7:0>. Any references to these bits have also been updated throughout this data sheet (Register 21-3).

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fla Temperature Ran Package — Pattern —	dsPIC 33 FJ 256 MC7 10 T I / PT - XXX nark	Examples: a) dsPIC33FJ64MC706I/PT: Motor Control dsPIC33, 64 KB program memory, 64-pin, Industrial temp., TQFP package.
Architecture:	33 = 16-bit Digital Signal Controller	
Flash Memory Family:	FJ = Flash program memory, 3.3V	
Product Group:	MC5 = Motor Control family MC7 = Motor Control family	
Pin Count:	06 = 64-pin 08 = 80-pin 10 = 100-pin	
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial)	
Package:	PT = 10x10 or 12x12 mm TQFP (Thin Quad Flat- pack) PF = 14x14 mm TQFP (Thin Quad Flatpack)	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise)	