

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256mc510-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Pin Name	Pin Type	Buffer Type	Description					
AN0-AN31	I	Analog	Analog input channels.					
AVDD	Р	Р	Positive supply for analog modules. This pin must be connected at all times.					
AVss	Р	Р	Ground reference for analog modules.					
CLKI	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.					
ССКО	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.					
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.					
C1RX	Ι	ST	ECAN1 bus receive pin.					
C1TX	0		ECAN1 bus transmit pin.					
C2RX		SI	ECAN2 bus receive pin.					
	0	 	Data I/O pin for programming/dobugging communication abonnol 1					
PGED1 PGEC1	1/0	ST	Clock input pin for programming/debugging communication channel 1.					
PGED2	1/0	ST	Data I/O pin for programming/debugging communication channel 2.					
PGEC2	I	ST	Clock input pin for programming/debugging communication channel 2.					
PGED3	I/O	ST	Data I/O pin for programming/debugging communication channel 3.					
PGEC3	I	ST	Clock input pin for programming/debugging communication channel 3.					
IC1-IC8	I	ST	Capture inputs 1 through 8.					
INDX	I	ST	Quadrature Encoder Index Pulse input.					
QEA	I	ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External					
		OT	Clock/Gate input in Timer mode.					
QEB	I	SI	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External					
UPDN	ο	CMOS	Position Up/Down Counter Direction State.					
INT0	I	ST	External interrupt 0.					
INT1	I	ST	External interrupt 1.					
INT2	I	ST	External interrupt 2.					
INT3	I	ST	External interrupt 3.					
INT4	I	ST	External interrupt 4.					
FLTA	I	ST	PWM Fault A input.					
		SI	PWM Fault B input.					
PWM1H	0		PWM 1 high output					
PWM2L	ŏ	_	PWM 2 low output.					
PWM2H	0	—	PWM 2 high output.					
PWM3L	0	—	PWM 3 low output.					
PWM3H	0	—	PWM 3 high output.					
PWM4L	0	—	PWM 4 low output.					
	0	-						
MCLR	I/P	SI	Master Clear (Reset) input. This pin is an active-low Reset to the device.					
OCFA		ST	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).					
		51	Compare Fault B input (for Compare Channels 5, 6, 7 and 8).					
09012000	1	STICMOS	S Oscillator crystal input. ST buffer when configured in PC mode:					
		31/01000	CMOS otherwise.					
OSC2	I/O	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.					
Legend: CMC	S = CMO	S compatible	e input or output Analog = Analog input P = Power					
ST =	Schmitt T	rigger input	with CMOS levels O = Output I = Input					

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin	Buffer	Description
	Туре	туре	DODTA is a hidiractional I/O part
RAU-RA7 RA9-RA10	1/0	ST	
RA12-RA15	1/O	ST	
RB0-RB15	1/0	ST	PORTB is a bidirectional I/O port
RC1-RC4	1/0	ST	PORTC is a bidirectional I/O port
RC12-RC15	I/O	ST	
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE9	I/O	ST	PORTE is a bidirectional I/O port.
RE0-RE8	1/0	ST	PORTE is a bidirectional I/O port
RF12-RF13	"0	01	
RG0-RG3	I/O	ST	PORTG is a bidirectional I/O port.
RG6-RG9	I/O	ST	
RG12-RG15	I/O	ST	
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	SPI1 data in.
SDO1	0		SPI1 data out.
SS1	I/O	SI	SPI1 slave synchronization or frame pulse I/O.
SUKZ	1/0	SI	Synchronous serial clock input/output for SPI2.
SD02	0		SPI2 data int
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.
SCL2	I/O	ST	Synchronous serial clock input/output for I2C2.
SDA2	I/O	ST	Synchronous serial data input/output for I2C2.
SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	0	—	32.768 kHz low-power oscillator crystal output.
TMS	I	ST	JTAG Test mode select pin.
TCK		ST	JTAG test clock input pin.
		SI	JIAG test data input pin.
TLOK	0		The lest data output pill.
TICK		SI	Timer'i external clock input.
T3CK		ST	Timer3 external clock input
T4CK		ST	Timer4 external clock input.
T5CK	I	ST	Timer5 external clock input.
T6CK	I	ST	Timer6 external clock input.
T7CK	I	ST	Timer7 external clock input.
T8CK		ST	Timer8 external clock input.
TULOTO		51	
		SI	UARI1 clear to send.
	U I	ST	IJARTI receive
U1TX	0	_	UART1 transmit.
U2CTS	-	ST	UART2 clear to send.
U2RTS	0	_	UART2 ready to send.
U2RX	I	ST	UART2 receive.
U2TX	0	—	UART2 transmit.
Vdd	Р	—	Positive supply for peripheral logic and I/O pins.
VCAP/VDDCORE	Р	—	CPU logic filter capacitor connection.
Legend: CMC	S = CMO	S compatible	e input or output Analog = Analog input P = Power
ST =	Schmitt T	rigger input	with CMOS levels O = Output I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the MSb is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$. For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0. For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product which has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions which include integer 16-bit signed, unsigned and mixed sign multiplies.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter prior to accumulation.

3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true, or complement data into the other input. In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented), whereas in the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented. The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described above and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits have been provided to support saturation and overflow; they are:

- 1. OA:
 - AccA overflowed into guard bits
- 2. OB:

AccB overflowed into guard bits

3. SA:

AccA saturated (bit 31 overflow and saturation) or

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

4. SB: AccB saturat

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- 5. OAB:
 - Logical OR of OA and OB
- 6. SAB:

Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when they and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register (refer to **Section 7.0 "Interrupt Controller"**) are set. This allows the user to take immediate action, for example, to correct system gain.

3.6.2.4 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated – but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly. For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF. For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000. The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.6.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts and between bit positions 0 to 16 for left shifts.

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:				
R = Readable	bit	W = Writable bit	U = Unimplemented bit, re-	ad as '0'
-n = Value at P	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	NSTDIS: Inte 1 = Interrupt 0 = Interrupt	errupt Nesting Disable bit nesting is disabled nesting is enabled	t	
bit 14	OVAERR: Ac 1 = Trap was 0 = Trap was	cumulator A Overflow T caused by overflow of A not caused by overflow	rap Flag bit Accumulator A of Accumulator A	
bit 13	OVBERR: Ad 1 = Trap was 0 = Trap was	ccumulator B Overflow T caused by overflow of A not caused by overflow	rap Flag bit Accumulator B of Accumulator B	
bit 12	COVAERR: A 1 = Trap was 0 = Trap was	Accumulator A Catastrop caused by catastrophic not caused by catastrop	ohic Overflow Trap Flag bit overflow of Accumulator A ohic overflow of Accumulator A	
bit 11	COVBERR: 1 = Trap was 0 = Trap was	Accumulator B Catastrop caused by catastrophic not caused by catastrop	ohic Overflow Trap Flag bit overflow of Accumulator B ohic overflow of Accumulator B	
bit 10	OVATE: Accult 1 = Trap over 0 = Trap disa	umulator A Overflow Tra flow of Accumulator A bled	p Enable bit	
bit 9	OVBTE: Acc 1 = Trap over 0 = Trap disa	umulator B Overflow Tra flow of Accumulator B bled	p Enable bit	
bit 8	COVTE : Cata 1 = Trap on c 0 = Trap disa	astrophic Overflow Trap atastrophic overflow of A bled	Enable bit Accumulator A or B enabled	
bit 7	SFTACERR: 1 = Math error 0 = Math error	Shift Accumulator Error or trap was caused by an or trap was not caused b	Status bit n invalid accumulator shift y an invalid accumulator shift	
bit 6	DIV0ERR: An 1 = Math error 0 = Math error	ithmetic Error Status bit or trap was caused by a o or trap was not caused b	divide by zero y a divide by zero	
bit 5	DMACERR: 1 = DMA con 0 = DMA con	DMA Controller Error Sta troller error trap has occ troller error trap has not	atus bit urred occurred	
bit 4	MATHERR: <i>A</i> 1 = Math error 0 = Math error	Arithmetic Error Status b or trap has occurred or trap has not occurred	it	

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	- Intervention and the second second

- 1 = Interrupt request has occurred
- 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER 7-11:	IEC1: INTERRUPT ENABLE CONTROL	REGISTER 1
----------------	--------------------------------	-------------------

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
IC8IE	IC7IE	AD2IE	INT1IE	CNIE		MI2C1IE	SI2C1IE
bit 7							bit 0
Legend:	L :4		L:4	II — I Inimania	mented bit men		
R = Readable		vv = vvritable	DIL	0' = 0	mented bit, read	uas u v = Pitio unkr	2014/2
	OR	I = DILIS SEL			eareu	x = Bit is uliki	IOWI
bit 15	U2TXIF: UAF	RT2 Transmitte	r Interrupt En:	able bit			
bit io	1 = Interrupt i	request enable	d				
	0 = Interrupt i	request not ena	abled				
bit 14	U2RXIE: UAF	RT2 Receiver li	nterrupt Enab	le bit			
	1 = Interrupt I	request enable	d				
hit 12		request not ena	Enchlo hit				
DIL 13	1 = Interrupt i	request enable					
	0 = Interrupt i	request not ena	abled				
bit 12	T5IE: Timer5	Interrupt Enab	le bit				
	1 = Interrupt i	request enable	d				
L:1 44		request not ena					
DIT	1 = Interrupt	Interrupt Enab	ne dit M				
	0 = Interrupt i	request not ena	abled				
bit 10	OC4IE: Output	ut Compare Ch	annel 4 Interr	upt Enable bit			
	1 = Interrupt	request enable	d				
		request not ena	abled				
bit 9	OC3IE: Output	ut Compare Ch	annel 3 Interr	upt Enable bit			
	0 = Interrupt i	request enable	abled				
bit 8	DMA2IE: DM	A Channel 2 D	ata Transfer (Complete Inter	rupt Enable bit		
	1 = Interrupt I	request enable	d				
	0 = Interrupt I	request not ena	abled				
bit 7	IC8IE: Input (Capture Chann	el 8 Interrupt	Enable bit			
	1 = Interrupt i	request enable	a abled				
bit 6	IC7IE: Input (Capture Chann	el 7 Interrupt	Enable bit			
	1 = Interrupt i	request enable	d				
	0 = Interrupt i	request not ena	abled				
bit 5	AD2IE: ADC2	2 Conversion C	omplete Inter	rupt Enable bit	t		
	1 = Interrupt I	request enable	d abled				
bit 4	INT1IE: Exter	rnal Interrunt 1	Enable bit				
	1 = Interrupt i	request enable					
	0 = Interrupt	request not ena	abled				

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	e bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unkno			nown	

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

10.2.2 IDLE MODE

Idle mode has the following features:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device will wake from Idle mode on any of the following events:

- Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLK-DIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLK-DIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

It is also possible to use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is now placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is only enabled if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	—	ICSIDL	—	—	—	—	—
bit 15							bit 8
r							
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR ⁽¹⁾	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0
Lagandi							
Legena:	hit	\// = \//ritabla	ait	II – Unimplor	monted hit read	d oo 'O'	
n - Value at P		41' - Rit is set	JIL	0' = 0	arod	u do U v - Ritic unkr	
	UK	I - DILISSEL					IOWII
bit 15-14	Unimplement	ted: Read as '	ı'				
bit 13	ICSIDL: Input	Capture Modu	, le Stop in Idle	e Control bit			
	1 = Input capt	ure module wil	I halt in CPU	Idle mode			
	0 = Input capt	ure module wil	I continue to o	operate in CPL	I ldle mode		
bit 12-8	Unimplement	ted: Read as ')'				
bit 7	ICTMR: Input	Capture Timer	Select bits ⁽¹⁾				
	1 = TMR2 cor 0 = TMR3 cor	ntents are caption tents are caption tents are caption to the tents are	ured on captu ured on captu	re event re event			
bit 6-5	ICI<1:0>: Sele	ect Number of	Captures per	Interrupt bits			
	11 = Interrupt	on every fourt	n capture eve	nt			
	10 = Interrupt	on every third	capture even nd capture ev	t Ient			
	00 = Interrupt	on every capt	ire event	on			
bit 4	ICOV: Input C	apture Overflo	w Status Flag	bit (read-only))		
	1 = Input capt 0 = No input c	ure overflow of apture overflow	ccurred v occurred				
bit 3	ICBNE: Input	Capture Buffer	Empty Status	s bit (read-only	<i>'</i>)		
	1 = Input capt 0 = Input capt	ure buffer is no ure buffer is er	ot empty; at le	ast one more of	capture value c	an be read	
bit 2-0	ICM<2:0>: Inr	out Capture Mo	ide Select bits	3			
	111 = Input ca	apture function	s as interrupt	pin only when	device is in Sle	ep or Idle mode	e
	(Rising	edge detect o	nly, all other o	control bits are	not applicable.)	
	110 = Unused	d (module disal a mode, every	oled) 16th rising ed	00			
	100 = Capture	e mode, every	e				
	011 = Capture	e mode, every	rising edge				
	010 = Capture	e mode, every	falling edge	and falling)			
	(ICI<1:	o) bits do not	control interru	ind raining)	for this mode.)		
	000 = Input ca	apture module	turned off		····)		

Note 1: Timer selections may vary. Refer to the device data sheet for details.

21.0 ENHANCED CAN (ECAN™) MODULE

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

21.1 Overview

The Enhanced Controller Area Network (ECAN[™]) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJXXXMCX06/X08/X10 devices contain up to two ECAN modules.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer may contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- · Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source

- Programmable link to input capture module (IC2 for both CAN1 and CAN2) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

21.2 Frame Types

The CAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

· Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).

· Extended Data Frame:

An extended data frame is similar to a standard data frame, but includes an extended identifier as well.

• Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node will then send a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.

· Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential overload frames to delay the start of the next message.

Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

CICTRL1: ECAN™ CONTROL REGISTER 1 REGISTER 21-1: U-0 U-0 R/W-0 R/W-0 r-0 R/W-1 R/W-0 R/W-0 REQOP<2:0> CSIDL ABAT ____ ____ ____ bit 15 bit 8 R-1 R-0 R-0 U-0 R/W-0 U-0 U-0 R/W-0 OPMODE<2:0> CANCAP WIN bit 7 bit 0 Legend: r = Bit is Reserved R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12 ABAT: Abort All Pending Transmissions bit Signal all transmit buffers to abort transmission. Module will clear this bit when all transmissions are aborted bit 11 Reserved: Do no use bit 10-8 REQOP<2:0>: Request Operation Mode bits 000 = Set Normal Operation mode 001 = Set Disable mode 010 = Set Loopback mode 011 = Set Listen Only Mode 100 = Set Configuration mode 101 = Reserved – do not use 110 = Reserved – do not use 111 = Set Listen All Messages mode bit 7-5 OPMODE<2:0>: Operation Mode bits 000 = Module is in Normal Operation mode 001 = Module is in Disable mode 010 = Module is in Loopback mode 011 = Module is in Listen Only mode 100 = Module is in Configuration mode 101 = Reserved 110 = Reserved 111 = Module is in Listen All Messages mode bit 4 Unimplemented: Read as '0' bit 3 CANCAP: CAN Message Receive Timer Capture Event Enable bit 1 = Enable input capture based on CAN message receive 0 = Disable CAN capture bit 2-1 Unimplemented: Read as '0' bit 0 WIN: SFR Map Window Select bit 1 = Use filter window 0 = Use buffer window

REGISTER	22-3: ADx0	CON3: ADCx C	ONTROL R	EGISTER 3							
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ADRC		—			SAMC<4:0>	[1]					
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			ADCS	<7:0> ⁽²⁾							
bit 7							bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown				
bit 15	ADRC: ADC	C Conversion Clo	ock Source bit	t							
	1 = ADC inte	ernal RC clock									
	0 = Clock de	erived from syste	em clock								
bit 14-13	Unimpleme	ented: Read as '	0'								
bit 12-8	SAMC<4:0>	Auto Sample 1	Fime bits ⁽¹⁾								
	11111 = 31	TAD									
	•										
	• 00001 = 1]	Γαρ									
	00000 = 0	TAD									
bit 7-0	ADCS<7:0>: ADC Conversion Clock Select bits ⁽²⁾										
	11111111 = Reserved										
	•										
	•										
	•										
	01000000	01000000 = Reserved									
	00111111 =	= Tcy · (ADCS<	7:0> + 1) = 64	$\cdot \text{TCY} = \text{TAD}$							
	•										
	•										
	•										
	00000010 =	= TCY · (ADCS<	7:0> + 1) = 3	• TCY = TAD							
	00000001	$00000001 = ICY \cdot (ADCS<7:0> + 1) = 2 \cdot ICY = IAD$									
Note 1: T	his bit only use	ed if ADxCON1<	SSRC> = 1.								

2: This bit is not used if ADxCON3<ADRC> = 1.

23.5 JTAG Interface

dsPIC33FJXXXMCX06/X08/X10 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

23.6 Code Protection and CodeGuard™ Security

The dsPIC33FJXXXMCX06/X08/X10 devices offer the advanced implementation of CodeGuard[™] Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual device implemented. The following sections provide an overview of these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) in the "dsPlC33F Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

23.7 In-Circuit Serial Programming

dsPIC33FJXXXMCX06/X08/X10 family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "*dsPIC33F/PIC24H Flash Programming Specification*" (DS70152) document for details about ICSP.

Any one out of three pairs of programming clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

23.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

TABI F 24-2.	INSTRUCTION SET OVERVIEW	(CONTINUED)

Base Instr #	Assembly Mnemonic	Assembly Syntax Description		# of Words	# of Cycles	Status Flags Affected	
66	RRNC	RRNC f		f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC f,WREG		WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
73	SUBB	SUBB	f	f = f - WREG - (C)	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL Ws, Wd Write Ws to Prog<15:0>		1	2	None	
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR f		f = f .XOR. WREG	1	1	N,Z
		XOR f,WREG W		WREG = f .XOR. WREG	1	1	N,Z
		XOR #lit10,Wn		Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N



ABLE 26-16: EXTERNAL CLOCK TIMING REQUIREMENTS							
AC CHARACTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Sym bol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC		40	MHz	EC
		Oscillator Crystal Frequency	3.5 10 —		10 40 33	MHz MHz kHz	XT HS SOSC
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns	
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns	
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc		0.625 x Tosc	ns	EC
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_		20	ns	EC

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

CLKO Rise Time⁽³⁾

CLKO Fall Time⁽³⁾

External Oscillator

Transconductance⁽⁴⁾

OS40

OS41

OS42

TckR

TckF

Gм

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

14

5.2

5.2

16

18

ns

ns

mA/V

VDD = 3.3V

TA = +25°C

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimens	sion Limits	MIN	NOM	MAX	
Number of Leads	Ν	80			
Lead Pitch	е	0.50 BSC			
Overall Height	А		-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0° 3.5° 7°			
Overall Width	E	14.00 BSC			
Overall Length	D	14.00 BSC			
Molded Package Width	E1	12.00 BSC			
Molded Package Length	D1	12.00 BSC			
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11° 12° 13°			
Mold Draft Angle Bottom	β	11° 12° 13°			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.50 BSC			
Contact Pad Spacing	C1		13.40		
Contact Pad Spacing C			13.40		
Contact Pad Width (X80)	X1			0.30	
Contact Pad Length (X80)	Y1			1.50	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

Modes of Operation

F

Flash Program Memory	73
Control Registers	74
Operations	
Programming Algorithm	
Table Instructions	
Elevible Configuration	73
FSCM	200
Delay for Crystal and PLL Clock Sources	
Device Resets	
1	
I/O Ports	
Parallel I/U (PIU)	
	102
Addresses	202
Operating Modes	201
Registers	
I ² C Module	
I2C1 Register Map	
I2C2 Register Map	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	. 253, 260
Input Capture	
Registers	
Input Change Notification Module	
File Projector Instructions	
File Register Instructions	03 64
MAC Instructions	
MCU Instructions	
Move and Accumulator Instructions	
Other Instructions	
Instruction Set	
Overview	
Summary	
Instruction-Based Power-Saving Modes	153
Idle	
Sleep	
	250
Internet Address	
Interrupt Control and Status Registers	
IECx	
IFSx	
INTCON1	
INTCON2	
IPCx	
Interrupt Setup Procedures	
Initialization	
Interrupt Disable	
Tran Service Routine	131 121
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	
J	
JTAG Boundary Scan Interface	
м	
	o-
Microsofia Internet Web Site	
	335

Power-Saving Features 153 Clock Frequency and Switching 153 Data Access from Program Memory Using Program Data Access from Program Memory Using Table Instructions 70 Data Access from, Address Generation 69 Memory Map...... 35