

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	30K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj256mc710t-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	Pin Type	Buffer Type	Description
AN0-AN31	I	Analog	Analog input channels.
AVDD	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	Ground reference for analog modules.
CLKI	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.
CLKO	Ö	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associate with OSC2 pin function.
CN0-CN23	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
C1RX	I	ST	ECAN1 bus receive pin.
C1TX	0	_	ECAN1 bus transmit pin.
C2RX	I	ST	ECAN2 bus receive pin.
C2TX	0	_	ECAN2 bus transmit pin.
PGED1	I/O	ST	Data I/O pin for programming/debugging communication channel 1.
PGEC1	I.	ST	Clock input pin for programming/debugging communication channel 1.
PGED2	I/O	ST	Data I/O pin for programming/debugging communication channel 2.
PGEC2	I	ST	Clock input pin for programming/debugging communication channel 2.
PGED3	I/O	ST	Data I/O pin for programming/debugging communication channel 3.
PGEC3		ST	Clock input pin for programming/debugging communication channel 3.
IC1-IC8	I	ST	Capture inputs 1 through 8.
INDX	I	ST	Quadrature Encoder Index Pulse input.
QEA	I	ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External
			Clock/Gate input in Timer mode.
QEB	1	ST	Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External
			Clock/Gate input in Timer mode.
UPDN	0	CMOS	Position Up/Down Counter Direction State.
INT0	I	ST	External interrupt 0.
INT1	1	ST	External interrupt 1.
INT2	1	ST	External interrupt 2.
INT3	1	ST	External interrupt 3.
INT4	I I	ST	External interrupt 4.
FLTA	I	ST	PWM Fault A input.
FLTB	1	ST	PWM Fault B input.
PWM1L	0	—	PWM 1 low output.
PWM1H	0	_	PWM 1 high output.
PWM2L	0	_	PWM 2 low output.
PWM2H	0	_	PWM 2 high output.
PWM3L	0	—	PWM 3 low output.
PWM3H	0	_	PWM 3 high output.
PWM4L	0	—	PWM 4 low output.
PWM4H	0	—	PWM 4 high output.
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
OCFA	I	ST	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).
OCFB	I	ST	Compare Fault B input (for Compare Channels 5, 6, 7 and 8).
OC1-OC8	0		Compare outputs 1 through 8.
OSC1	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
Legend: CMC	S = CMO	S compatible	e input or output Analog = Analog input P = Power
			with CMOS levels $O = Output$ I = Input

### TABLE 1-1: PINOUT I/O DESCRIPTIONS

© 2009 Microchip Technology Inc.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
			US	EDT <sup>(1)</sup>		DL<2:0>	
bit 15							bit
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
bit 7		·	•	•			bit
Legend:		C = Clear on	y bit				
R = Readable	e bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clea	ared	ʻx = Bit is unk	nown	U = Unimplei	mented bit, read	d as '0'	
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	US: DSP Mul	tiply Unsigned	Signed Contro	ol bit			
		ne multiplies a ne multiplies a					
bit 11	EDT: Early DO	Loop Termina	ation Control b	it(1)			
	1 = Terminate 0 = No effect	e executing DO	loop at end of	current loop it	eration		
bit 10-8	DL<2:0>: DO	Loop Nesting	Level Status bi	ts			
	111 <b>= 7</b> DO <b>lo</b>	ops active					
	•						
	001 = 1 DO lo	on active					
	000 = 0 DO lo						
bit 7	SATA: AccA	Saturation Ena	ble bit				
		tor A saturatio					
bit 6		itor A saturatio Saturation Ena					
		tor B saturatio					
		itor B saturatio					
bit 5	SATDW: Data	a Space Write	from DSP Eng	ine Saturation	Enable bit		
		ce write satura ce write satura					
bit 4	-	cumulator Satu		elect bit			
		ration (super s					
		ration (normal					
bit 3		terrupt Priority					
		rupt priority lev rupt priority lev	•	nan 7			
bit 2	PSV: Progran	n Space Visibil	ity in Data Spa	ice Enable bit			
		space visible i					
bit 1	•	space not visib	•	ce			
		ng Mode Seleo onventional) ro		èd			
	•	(convergent)	•				
bit 0	IF: Integer or	Fractional Mul	tiplier Mode Se	elect bit			
		ode enabled fo I mode enable					

## REGISTER 3-2: CORCON: CORE CONTROL REGISTER

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

	1-6:			STER N														
	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								xxxx
PR1	0102												FFFF					
T1CON	0104	TON	—	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	—	0000
TMR2	0106								Timer2	Register								xxxx
TMR3HLD	0108		Timer3 Holding Register (for 32-bit timer operations only)									xxxx						
TMR3	010A								Timer3	Register								xxxx
PR2	010C								Period F	Register 2								FFFF
PR3	010E								Period F	Register 3								FFFF
T2CON	0110	TON	_	TSIDL	—	—	_	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	—	—	_	_	_	—	TGATE	TCKP	S<1:0>		_	TCS	_	0000
TMR4	0114								Timer4	Register								xxxx
TMR5HLD	0116						-	Timer5 Hold	ng Register	(for 32-bit o	perations only	/)						xxxx
TMR5	0118	Timer5 Register								xxxx								
PR4	011A								Period F	Register 4								FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T5CON	0120	TON	—	TSIDL	_	_				—	TGATE	TCKP	S<1:0>	_	—	TCS		0000
TMR6	0122								Timer6	Register								xxxx
TMR7HLD	0124						-	Timer7 Hold	ng Register	(for 32-bit o	perations only	/)						xxxx
TMR7	0126								Timer7	Register								xxxx
PR6	0128								Period F	Register 6								FFFF
PR7	012A								Period F	Register 7								FFFF
T6CON	012C	TON	—	TSIDL		—					TGATE	TCKP	S<1:0>	T32	—	TCS		0000
T7CON	012E	TON	—	TSIDL		—					TGATE	TCKP	S<1:0>	_	—	TCS		0000
TMR8	0130								Timer8	Register								xxxx
TMR9HLD	0132						-	Timer9 Hold	ng Register	(for 32-bit o	perations only	/)						xxxx
TMR9	0134								Timer9	Register								xxxx
PR8	0136								Period F	Register 8								FFFF
PR9	0138								Period F	Register 9								FFFF
T8CON	013A	TON	—	TSIDL	—	_	—	—	—	—	TGATE	TCKP	S<1:0>	T32	—	TCS	—	0000
T9CON	013C	TON	—	TSIDL	—	_	—	—	—	—	TGATE	TCKP	S<1:0>	—	—	TCS	—	0000

### TABLE 4-6: TIMER REGISTER MAP

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## TABLE 4-9: 8-OUTPUT PWM REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
P1TCON	01C0	PTEN	N - PTSIDL PTOPS<3:0> PTCKPS<1:0> PTMOD<1:0>										0000 0000 0000 0000					
P1TMR	01C2	PTDIR	DIR PWM Timer Count Value Register								0000 0000 0000 0000							
P1TPER	01C4	_						F	PWM Time	Base Perio	od Registe	r						0000 0000 0000 0000
P1SECMP	01C6	SEVTDIR	PWM Special Event Compare Register								0000 0000 0000 0000							
PWM1CON1	01C8	_	PMOD4 PMOD3 PMOD2 PMOD1 PEN4H PEN3H PEN2H PEN1H PEN4L PEN3L PEN2L PEN1L 0									0000 0000 1111 1111						
PWM1CON2	01CA	_		_	_		SEVOP	S<3:0>		-	_	_	_	_	IUE	OSYNC	UDIS	0000 0000 0000 0000
P1DTCON1	01CC	DTBPS	i<1:0>			DTB<	<5:0>			DTAPS	S<1:0>			DTA	<5:0>			0000 0000 0000 0000
P1DTCON2	01CE	_		_	_	_	_	_	_	DTS4A	DTS4I	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS1I	0000 0000 0000 0000
P1FLTACON	01D0	FAOV4H	FAOV4L	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	FLTAM	_	_	_	FAEN4	FAEN3	FAEN2	FAEN1	0000 0000 0000 0000
P1FLTBCON	01D2	FBOV4H	FBOV4L	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FBOV1L	FLTBM	_	_	_	FBEN4	FBEN3	FBEN2	FBEN1	0000 0000 0000 0000
P10VDCON	01D4	POVD4H	POVD4L	POVD3H	POVD3L	POVD2H	POVD2L	POVD1H	POVD1L	POUT4H	POUT4L	POUT3H	POUT3L	POUT2H	POUT2L	POUT1H	POUT1L	1111 1111 0000 0000
P1DC1	01D6							PWN	/I Duty Cyc	le #1 Regis	ster							0000 0000 0000 0000
P1DC2	01D8							PWN	/ Duty Cyc	le #2 Regi	ster							0000 0000 0000 0000
P1DC3	01DA							PWN	/ Duty Cyc	le #3 Regi	ster							0000 0000 0000 0000
P1DC4	01DC							PWN	/ Duty Cyc	le #4 Regis	ster							0000 0000 0000 0000

Legend: u = uninitialized bit, - = unimplemented, read as '0'

NOTES:

Vector Number	Interrupt Request (IRQ) Number	IVT Address	AIVT Address	Interrupt Source
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Compare 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Error
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC1 – ADC 1
22	14	0x000030	0x000130	DMA1 – DMA Channel 1
23	15	0x000032	0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	18	0x000038	0x000138	Reserved
27	19	0x00003A	0x00013A	Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29	21	0x00003E	0x00013E	ADC2 – ADC 2
30	22	0x000040	0x000140	IC7 – Input Capture 7
31	23	0x000042	0x000142	IC8 – Input Capture 8
32	24	0x000044	0x000144	DMA2 – DMA Channel 2
33	25	0x000046	0x000146	OC3 – Output Compare 3
34	26	0x000048	0x000148	OC4 – Output Compare 4
35	27	0x00004A	0x00014A	T4 – Timer4
36	28	0x00004C	0x00014C	T5 – Timer5
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38	30	0x000050	0x000150	U2RX – UART2 Receiver
39	31	0x000052	0x000152	U2TX – UART2 Transmitter
40	32	0x000054	0x000154	SPI2E – SPI2 Error
41	33	0x000056	0x000156	SPI1 – SPI1 Transfer Done
42	34	0x000058	0x000158	C1RX – ECAN1 Receive Data Ready
43	35	0x00005A	0x00015A	C1 – ECAN1 Event
44	36	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	37	0x00005E	0x00015E	IC3 – Input Capture 3
46	38	0x000060	0x000160	IC4 – Input Capture 4
47	39	0x000062	0x000162	IC5 – Input Capture 5
48	40	0x000064	0x000164	IC6 – Input Capture 6
49	41	0x000066	0x000166	OC5 – Output Compare 5
50	42	0x000068	0x000168	OC6 – Output Compare 6
51	43	0x00006A	0x00016A	OC7 – Output Compare 7
52	44	0x00006C	0x00016C	OC8 – Output Compare 8
53	45	0x00006E	0x00016E	Reserved

TABLE 7-1:INTERRUPT VECTORS

## REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		U2TXIP<2:0>		_		U2RXIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		INT2IP<2:0>		_		T5IP<2:0>	L :4
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	Unimpleme	ented: Read as '	)'				
bit 14-12		)>: UART2 Trans					
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	ablad				
bit 11		ented: Read as '					
bit 10-8	-	0>: UART2 Rece		Priority hits			
		upt is priority 7 (I	-	-			
	•			,			
	•						
	• 001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 7	Unimpleme	nted: Read as 'o	)'				
bit 6-4	INT2IP<2:0	>: External Interr	upt 2 Priority	bits			
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 3	Unimpleme	ented: Read as 'o	)'				
bit 2-0	T5IP<2:0>:	Timer5 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
		upt is priority 1					
	a a a lusta un	upt source is dis					

REGISTER 7-26: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11	<b>REGISTER 7-26:</b>
--	-----------------------

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T6IP<2:0>		—		DMA4IP<2:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
					10/00-1	OC8IP<2:0>	10,00-0
bit 7						00011 32.05	bit
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	Unimpleme	nted: Read as 'o	)'				
bit 14-12	T6IP<2:0>:	Timer6 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (I	nighest priorit	y interrupt)			
	•						
	•						
	• 001 = Interr	upt is priority 1					
		upt is phoney is dis	abled				
bit 11		nted: Read as 'o					
bit 10-8	-	0>: DMA Channe		sfer Complete	Interrunt Priori	tv hits	
		upt is priority 7 (I		-	interrupt i non		
	•	арт ю р.:от, у (.		,			
	•						
	•						
		upt is priority 1 upt source is dis	ablad				
		•					
hit 7 2	Ilnimnlama	ntad: Dood on '/	`				
	-	nted: Read as '					
	OC8IP<2:0>	: Output Compa	re Channel 8	-	ity bits		
	OC8IP<2:0>		re Channel 8	-	ity bits		
	OC8IP<2:0>	: Output Compa	re Channel 8	-	ity bits		
	OC8IP<2:0>	: Output Compa	re Channel 8	-	ity bits		
bit 7-3 bit 2-0	OC8IP<2:0> 111 = Intern	: Output Compa	re Channel 8 highest priorit	-	ity bits		

## REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		T8IP<2:0>		—		MI2C2IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		SI2C2IP<2:0>		—		T7IP<2:0>	
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12	-	Timer8 Interrupt					
		rupt is priority 7 (	•	y interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8		:0>: I2C2 Master			S		
	111 = Interr	rupt is priority 7 (	highest priorit	y interrupt)			
	•						
	•						
		rupt is priority 1	a la la al				
L:1 7		rupt source is dis					
bit 7	-	ented: Read as '		nt Drievity bite			
bit 6-4		0>: I2C2 Slave E rupt is priority 7 (					
	•		nightest priorit	y menupi)			
	•						
	•	runt in priority 1					
		rupt is priority 1 rupt source is dis	abled				
bit 3		ented: Read as '					
bit 2-0	-	Timer7 Interrupt					
		rupt is priority 7 (	-	y interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr						

## REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| PWCOL7 | PWCOL6 | PWCOL5 | PWCOL4 | PWCOL3 | PWCOL2 | PWCOL1 | PWCOL0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

| R/C-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| XWCOL7 | XWCOL6 | XWCOL5 | XWCOL4 | XWCOL3 | XWCOL2 | XWCOL1 | XWCOL0 |
| bit 7  | •      |        |        | •      |        |        | bit 0  |

Legend:		C = Clear only bit		
R = Readal	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	PWCOL7	Channel 7 Peripheral Wri	te Collision Flag bit	
	1 = Write	collision detected rite collision detected		
bit 14		: Channel 6 Peripheral Wri	te Collision Flag bit	
		collision detected rite collision detected		
bit 13	1 = Write	Channel 5 Peripheral Wri collision detected rite collision detected	te Collision Flag bit	
bit 12	1 = Write	I: Channel 4 Peripheral Wri collision detected rite collision detected	te Collision Flag bit	
bit 11			te Collision Flag bit	
bit 10	1 = Write	2: Channel 2 Peripheral Wri collision detected rite collision detected	te Collision Flag bit	
bit 9	<b>PWCOL</b> 1 1 = Write	I: Channel 1 Peripheral Wri collision detected rite collision detected	te Collision Flag bit	
bit 8			te Collision Flag bit	
bit 7	1 = Write	7: Channel 7 DMA RAM Wri collision detected rite collision detected	ite Collision Flag bit	
bit 6	1 = Write	Channel 6 DMA RAM Wri collision detected rite collision detected	ite Collision Flag bit	
bit 5	1 = Write	5: Channel 5 DMA RAM Wri collision detected rite collision detected	ite Collision Flag bit	
bit 4		I: Channel 4 DMA RAM Wri	ite Collision Flag bit	

## REGISTER 17-1: QEIXCON: QEI CONTROL REGISTER (CONTINUED)

bit 4-3	<b>TQCKPS&lt;1:0&gt;:</b> Timer Input Clock Prescale Select bits 11 = 1:256 prescale value					
	10 = 1:64 prescale value					
	01 = 1:8 prescale value					
	00 = 1:1 prescale value					
	(Prescaler utilized for 16-bit timer mode only)					
bit 2	POSRES: Position Counter Reset Enable bit					
	1 = Index Pulse resets Position Counter					
	0 = Index Pulse does not reset Position Counter					
	(Bit only applies when QEIM<2:0> = 100 or 110)					
bit 1	TQCS: Timer Clock Source Select bit					
	1 = External clock from pin QEA (on the rising edge)					
	0 = Internal clock Tcy)					
bit 0	<b>UPDN_SRC:</b> Position Counter Direction Selection Control bit 1 = QEB pin state defines Position Counter direction 0 = Control/status bit UPDN (QEICON<11>) defines Position Counter (POSCNT) direction					
	Note: When configured for QEI mode, control bit is a 'don't care'.					

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	FRMPOL	_	_	_	_	_
bit 15	·	•					bit 8
						DAMO	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
	_		—		_	FRMDLY	
oit 7							bit C
Legend:							
R = Readabl	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
bit 15 bit 14	1 = Framed S 0 = Framed S	med SPIx Supp SPIx support en SPIx support dis me Sync Pulse	abled ( <mark>SSx</mark> p abled	oin used as fram ontrol bit	e sync pulse ir	nput/output)	
		nc pulse input ( nc pulse output					
bit 13 FRMPOL: Frame Sync Pulse Polarity bit 1 = Frame sync pulse is active-high 0 = Frame sync pulse is active-low							
bit 12-2	Unimplemen	Unimplemented: Read as '0'					
bit 1		ame Sync Pulse	•				
		nc pulse coincient nc pulse precee					

### REGISTER 18-3: SPIxCON2: SPIx CONTROL REGISTER 2

## **REGISTER 21-4:** CIFCTRL: ECAN™ FIFO CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>		_	_	_	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_					FSA<4:0>		
bit 7							bit 0
Legend:							
R = Readable		W = Writable t	bit	-	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 12-5	15-13 <b>DMABS&lt;2:0&gt;:</b> DMA Buffer Size bits 111 = Reserved 110 = 32 buffers in DMA RAM 101 = 24 buffers in DMA RAM 100 = 16 buffers in DMA RAM 011 = 12 buffers in DMA RAM 010 = 8 buffers in DMA RAM 001 = 6 buffers in DMA RAM						
	Unimplemented: Read as '0' FSA<4:0>: FIFO Area Starts with Buffer bits						
bit 4-0	PSA<4:0>: FI 11111 = RB3 11110 = RB3  00001 = TRB 00000 = TRB	1 buffer 0 buffer 1 buffer		ກແຮ			

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	_	_			SAMC<4:0>	1)	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADCS	<7:0> <sup>(2)</sup>			
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 14-13	0 = Clock der	rnal RC clock rived from syster nted: Read as 'o					
bit 14-13	Unimplemen	ited: Read as '0	3				
bit 12-8	SAMC<4:0>:	Auto Sample Ti	me bits <sup>(1)</sup>				
	11111 = 31	Tad					
	•						
	• 00001 = 1 TA	AD.					
	00000 <b>= 0</b> TA	AD					
bit 7-0		ADC Conversio	n Clock Sele	ct bits <sup>(2)</sup>			
	11111111 = •	Reserved					
	•						
	•						
	01000000 = 00111111 =		:0> + 1) = 64	· TCY = TAD			
		Reserved Tcy · (ADCS<7	:0> + 1) = 64	• Tcy = Tad			
			:0> + 1) = 64	• • Tcy = Tad			
			:0> + 1) = 64	• • Tcy = Tad			
	00111111 = • • • 00000010 =		:0> + 1) = 3	· Tcy = Tad			

2: This bit is not used if ADxCON3<ADRC> = 1.

## 23.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "CodeGuard™ Security" (DS70199), Section 24. "Programming and Diagnostics" (DS70207), and Section 25. "Device Configuration" (DS70194) in the "dsPIC33F Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

dsPIC33FJXXXMCX06/X08/X10 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- · Watchdog Timer (WDT)
- Code Protection and CodeGuard<sup>™</sup> Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation

## 23.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The device Configuration register map is shown in Table 23-1.

The individual Configuration bit descriptions for the FBS, FSS, FGS, FOSCSEL, FOSC, FWDT, FPOR and FICD Configuration registers are shown in Table 23-2.

Note that address 0xF80000 is beyond the user program memory space. In fact, it belongs to the configuration memory space (0x800000-0xFFFFF) which can only be accessed using table reads and table writes.

The upper byte of all device Configuration registers should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

To prevent inadvertent configuration changes during code execution, all programmable Configuration bits are write-once. After a bit is initially programmed during a power cycle, it cannot be written to again. Changing a device configuration requires that power to the device be cycled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS	<1:0>	_	—	BSS<2:0>		BWRP	
0xF80002	FSS	RSS	<1:0>	_	_		SSS<2:0>		SWRP
0xF80004	FGS	_	—	_	_	— GSS1 GSS		GSS0	GWRP
0xF80006	FOSCSEL	IESO	Reserved <sup>(2)</sup>	_	—	_	FNOSC<2:0>		
0xF80008	FOSC	FCKS	M<1:0>	_	_	—	— OSCIOFNC POSCMD		1D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS		WDTPRE		WDTPOST •	<3:0>	
0xF8000C	FPOR	PWMPIN	HPOL	LPOL	—	—	FPW	/RT<2:0>	
0xF8000E	FICD	Rese	rved <sup>(1)</sup>	JTAGEN	_	—	_	ICS<	:1:0>
0xF80010	FUID0			ι	Jser Unit ID	Byte 0			
0xF80012	FUID1		User Unit ID Byte 1						
0xF80014	FUID2		User Unit ID Byte 2						
0xF80016	FUID3		User Unit ID Byte 3						

### TABLE 23-1: DEVICE CONFIGURATION REGISTER MAP

Note 1: When read, these bits will appear as '1'. When you write to these bits, set these bits to '1'.

**2:** When read, this bit returns the current programmed value.

## 23.2 On-Chip Voltage Regulator


All of the dsPIC33FJXXXMCX06/X08/X10 devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJXXXMCX06/X08/X10 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. The regulator requires that a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) be connected to the VCAP/VDDCORE pin (Figure 23-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 26-13 of **Section 26.1** "**DC Characteristics**".

Note:	It is important for the low-ESR capacitor to				
	be placed as close as possible to the				
	VCAP/VDDCORE pin.				

On a POR, it takes approximately 20  $\mu$ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

#### FIGURE 23-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR<sup>(1)</sup>



## 23.3 BOR: Brown-Out Reset

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP/VDDCORE. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>). Furthermore, if an oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
		Program Flash Memory							
D130a	Eр	Cell Endurance	100	1000	_	E/W	See Note 2		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	—	10	—	mA			
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, See <b>Note 2</b>		
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, See <b>Note 2</b>		
D138a	Tww	Word Write Cycle Time	42.3	-	55.9	μs	Tww = 355 FRC cycles, See <b>Note 2</b>		


## TABLE 26-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 26-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

## TABLE 26-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol         Characteristics         Min         Typ         Max         Units         Comments						Comments
	CEFC External Filter Capacitor 4.7 10 — μF Capacitor must be low series resistance (< 5 ohms)						



#### FIGURE 26-14: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

### TABLE 26-32: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS


AC CHA	ARACTERIST	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol Characteristic <sup>(1)</sup>		Min	Тур <sup>(2)</sup>	Max	Units	Conditions
SP10	TscL	SCKx Output Low Time	Tcy/2	—	-	ns	See Note 3
SP11	TscH	SCKx Output High Time	Tcy/2	_		ns	See Note 3
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter D032 and <b>Note 4</b>
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter D031 and <b>Note 4</b>
SP30	TdoF	SDOx Data Output Fall Time	—	—		ns	See parameter D032 and <b>Note 4</b>
SP31	TdoR	SDOx Data Output Rise Time	_	—		ns	See parameter D031 and <b>Note 4</b>
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	23	—	_	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	_

**Note 1:** These parameters are characterized but not tested in manufacturing.

- 2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.
- **3:** The minimum clock period for SCKx is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPIx pins.

## 80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIM	ETERS	-	
Dimensior	Limits	MIN	NOM	MAX
Contact Pitch		0.50 BSC		
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Would	ld you like a reply?YN	
Devic	ce: dsPIC33FJXXXMCX06/X08/X10	Literature Number: DS70287C
Ques	stions:	
1. V	What are the best features of this docume	nt?
2. H	How does this document meet your hardw	are and software development needs?
3. D	Do you find the organization of this docum	ent easy to follow? If not, why?
4. V	What additions to the document do you thi	ink would enhance the structure and subject?
_		
5. V	what deletions from the document could b	e made without affecting the overall usefulness?
—		
6. Is	s there any incorrect or misleading inform	ation (what and where)?
_		
7. H	How would you improve this document?	