

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	85
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc510-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3 or MPLAB REAL ICE[™].

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- *"MPLAB[®] ICD 2 In-Circuit Debugger User's Guide"* DS51331
- *"Using MPLAB[®] ICD 2"* (poster) DS51265
- "MPLAB[®] ICD 2 Design Advisory" DS51566
- "Using MPLAB[®] ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™" (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SU OF

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



3.4 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0			
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB	DA	DC			
bit 15							bit 8			
R/W-0 ⁽²⁾	D (A (0(3)	D 444 o(3)		DAVA	DAA/ 0	DANO				
R/W-0(-)	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	C			
bit 7							bit (
Legend:										
C = Clear only	bit	R = Readable	e bit	U = Unimple	mented bit, read	l as '0'				
S = Set only b	it	W = Writable	bit	-n = Value at	POR					
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown					
bit 15		ator A Overflov								
		tor A overflowe								
bit 14		ator B Overflov								
	1 = Accumulator B overflowed									
		tor B has not c								
bit 13	SA: Accumulator A Saturation 'Sticky' Status bit ⁽¹⁾ 1 = Accumulator A is saturated or has been saturated at some time									
				en saturated at	some time					
bit 12		itor A is not sat ator B Saturatio		tue hit(1)						
DIL 12		ator B is saturat	-		some time					
		itor B is not sat								
bit 11	0AB: OA C	B Combined A	ccumulator O	verflow Status	bit					
		tors A or B hav		erflowed						
bit 10	SAB: SA SB Combined Accumulator 'Sticky' Status bit									
		itors A or B are ccumulator A c			urated at some	time in the pas	t			
	Note: T	his bit may be r	ead or cleare	d (not set). Cle	aring this bit wil	ll clear SA and	SB.			
bit 9	DA: DO Loop Active bit									
bit 8	-	ot in progress U Half Carry/Bo	orrow bit							
bit b	1 = A carry-o			for byte sized o	data) or 8th low-	order bit (for wo	ord sized data			
	0 = No carry-			oit (for byte siz	ed data) or 8th	low-order bit (for word sized			
Note 1: Th	is bit may be re	ad or cleared ((not set).							
Le					RCON<3>) to fo 3> = 1. User ii					

3: The IPL<2:0> Status bits are read only when NSTDIS = 1 (INTCON1<15>).

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T6IF	DMA4IF	_	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF				
bit 15					•		bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF				
bit 7	10411	10011	Division	0111	Unival	01 1211	bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown				
bit 15	T6IF: Timer6	Interrupt Flag	Status bit								
		equest has oc equest has no									
bit 14		•		Complete Inter	rupt Flag Status	bit					
	1 = Interrupt r	equest has oc equest has no	curred	·							
bit 13	-	ted: Read as '									
bit 12	OC8IF: Output Compare Channel 8 Interrupt Flag Status bit										
		equest has oc equest has no									
bit 11	OC7IF: Output Compare Channel 7 Interrupt Flag Status bit										
	•	equest has oc equest has no									
bit 10	OC6IF: Output Compare Channel 6 Interrupt Flag Status bit										
		equest has oc equest has no									
bit 9	OC5IF: Output Compare Channel 5 Interrupt Flag Status bit										
		equest has oc equest has no									
bit 8	IC6IF: Input Capture Channel 6 Interrupt Flag Status bit										
		equest has oc equest has no									
bit 7	IC5IF: Input Capture Channel 5 Interrupt Flag Status bit										
		equest has oc equest has no									
bit 6	IC4IF: Input Capture Channel 4 Interrupt Flag Status bit										
		equest has oc equest has no									
bit 5	IC3IF: Input Capture Channel 3 Interrupt Flag Status bit										
		equest has oc equest has no									
bit 4	DMA3IF: DM	A Channel 3 D	ata Transfer C	Complete Inter	rupt Flag Status	bit					
		equest has oc equest has no									
bit 3	C1IF: ECAN1	Event Interrup	ot Flag Status	bit							
		equest has oc equest has no									

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit

- SPI2EIF: SPI2 Error Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0					
IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1IE					
bit 7						_	bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	U2TXIE: UAF	RT2 Transmitte	r Interrupt Ena	able bit								
		request enable										
bit 14	-	request not ena RT2 Receiver I		la hit								
DIL 14		request enable										
		request not ena										
bit 13	INT2IE: External Interrupt 2 Enable bit											
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 											
bit 12	T5IE: Timer5 Interrupt Enable bit											
	1 = Interrupt request enabled											
	-	request not ena										
bit 11	T4IE: Timer4 Interrupt Enable bit											
	1 = Interrupt request enabled0 = Interrupt request not enabled											
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit											
	 I = Interrupt request enabled Interrupt request not enabled 											
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit											
	1 = Interrupt	request enable	d									
bit 8	-	request not ena		Complete Inter	runt Enable bit							
	DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled											
	0 = Interrupt request not enabled											
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit											
	1 = Interrupt request enabled											
bit 6	0 = Interrupt request not enabled											
	IC7IE: Input Capture Channel 7 Interrupt Enable bit 1 = Interrupt request enabled											
	0 = Interrupt i	request not ena	abled									
bit 5		2 Conversion C	-	rupt Enable bit	t							
		request enable										
bit 4	•	request not ena										
		mai interiupt T										
	INT1IE: External Interrupt 1 Enable bit 1 = Interrupt request enabled											

	REGISTER 7-13:	IEC3: INTERRUPT ENABLE CONTROL REGISTER 3
--	----------------	---

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
FLTAIE		DMA5IE	—	—	QEIIE	PWMIE	C2IE			
bit 15				·			bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE			
bit 7		1		1	1	1	bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	1 = Interrupt r	// Fault A Interr request enable request not ena	d	t						
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	-			Complete Inter	rupt Enable bit					
		request enable request not ena								
bit 12-11	Unimplemen	ted: Read as '	0'							
bit 10	QEIIE: QEI Event Interrupt Enable bit									
		request enable request not ena								
bit 9	PWMIE: PWM Error Interrupt Enable bit									
		request enable request not ena								
bit 8	C2IE: ECAN2 Event Interrupt Enable bit									
		request enable request not ena								
bit 7	C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit									
	1 = Interrupt request enabled									
L:1 0		request not ena								
bit 6		mal Interrupt 4								
		request enable request not ena								
bit 5	INT3IE: External Interrupt 3 Enable bit									
		request enable request not ena								
bit 4	T9IE: Timer9 Interrupt Enable bit									
	1 = Interrupt r	request enable request not ena	d							
bit 3	•	Interrupt Enab								
		request enable								
	0 = Interrupt r	request not ena	abled							
bit 2		2 Master Ever	-	nable bit						
		request enable request not ena								

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		T2IP<2:0>		_		OC2IP<2:0>						
bit 15							bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
—		IC2IP<2:0>		—		DMA0IP<2:0>						
bit 7							bit					
Legend:												
R = Readable	e bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15	Unimpleme	nted: Read as 'o)'									
bit 14-12	T2IP<2:0>: Timer2 Interrupt Priority bits											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
		upt is priority 1										
		upt source is disa										
bit 11	-	nted: Read as 'o										
bit 10-8	OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits											
	 111 = Interrupt is priority 7 (highest priority interrupt) • 											
	•											
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 7		nted: Read as 'o										
bit 6-4	-			rrupt Priority b	its							
	IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled											
bit 3		nted: Read as 'o										
bit 2-0	-			nsfer Complete	Interrupt Pric	ority bits						
		DMA0IP<2:0>: DMA Channel 0 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	•											
	001 = Interru	upt is priority 1										
	000 = Interri											

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
_		FLTAIP<2:0>			—	—	_				
bit 15				·	•	-	bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
—		DMA5IP<2:0>			—	—					
bit 7							bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	Unimpleme	nted: Read as '	0'								
bit 14-12	FLTAIP<2:0	FLTAIP<2:0>: PWM Fault A Interrupt Priority bits									
	111 = Interr	upt is priority 7 (highest priorit	y interrupt)							
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interr	upt source is dis	abled								
bit 11-7	Unimpleme	nted: Read as '	0'								
bit 6-4	DMA5IP<2:	0>: DMA Chann	el 5 Data Tra	nsfer Complete	e Interrupt Prior	ity bits					
	111 = Interr	upt is priority 7 (highest priorit	y interrupt)							
	•										
	•										
	001 = Interr	upt is priority 1									
		upt source is dis	abled								
bit 3-0	Unimpleme	nted: Read as '	0'								

REGISTER 7-30: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
	_	_	_	_		U2EIP<2:0>					
bit 15					•		bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		U1EIP<2:0>		—		FLTBIP<2:0>					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown				
			.,								
bit 15-11	-	nted: Read as '									
bit 10-8	U2EIP<2:0>: UART2 Error Interrupt Priority bits										
	 111 = Interrupt is priority 7 (highest priority interrupt) 										
	•										
	•										
	001 = Interrupt is priority 1										
		upt source is dis									
bit 7	Unimpleme	nted: Read as 'o)'								
bit 6-4	U1EIP<2:0>: UART1 Error Interrupt Priority bits										
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•										
	001 = Interrupt is priority 1										
	000 = Interrupt source is disabled										
bit 3	Unimplemented: Read as '0'										
bit 2-0	FLTBIP<2:0>: PWM Fault B Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interr	upt is priority 1									

REGISTER 7-31: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1					
_	—	—	_		LSTC	H<3:0>						
bit 15				·			bit 8					
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0					
bit 7							bit 0					
<u> </u>												
Legend:												
R = Readable		W = Writable		-	nented bit, read							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15 10	Unimplomon	tadi Dood oo '	o'									
bit 15-12	-	ted: Read as ' : Last DMA Ch										
bit 11-8		MA transfer ha			sot							
	1110-1000 =		S OCCUITED SIII	ice system res	Set							
		data transfer w										
		data transfer w	•									
	0101 = Last data transfer was by DMA Channel 5											
	0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3											
	0010 = Last data transfer was by DMA Channel 2											
	0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0											
			-									
bit 7	PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected											
bit 6	 DMA7STA register selected PPST6: Channel 6 Ping-Pong Mode Status Flag bit 											
	1 = DMA6STB register selected											
		A register seled										
bit 5	PPST5: Channel 5 Ping-Pong Mode Status Flag bit											
	 1 = DMA5STB register selected 0 = DMA5STA register selected 											
		-										
bit 4	PPST4: Channel 4 Ping-Pong Mode Status Flag bit											
	1 = DMA4STB register selected 0 = DMA4STA register selected											
bit 3		•		e Elag bit								
DIL J	PPST3: Channel 3 Ping-Pong Mode Status Flag bit 1 = DMA3STB register selected											
		A register select										
bit 2	PPST2: Channel 2 Ping-Pong Mode Status Flag bit											
		B register sele	-	0								
		A register seled										
bit 1	PPST1: Char	nnel 1 Ping-Poi	ng Mode Statu	s Flag bit								
		B register sele										
		A register seled										
bit 0		nnel 0 Ping-Poi	-	s Flag bit								
		B register sele										
	0 - DIVIAUS I	A register seled	JIEU									

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 2
 C2MD: ECAN2 Module Disable bit

 1 = ECAN2 module is disabled
 0 = ECAN2 module is disabled

 0 = ECAN2 module is enabled
 Disable bit

 bit 1
 C1MD: ECAN1 Module Disable bit

 1 = ECAN1 module is disabled
 0 = ECAN1 module is disabled

 0 = ECAN1 module is enabled
 Disable bit

 bit 0
 AD1MD: ADC1 Module Disable bit
 - 1 = ADC1 module is disabled
 - 0 = ADC1 module is enabled

11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital-only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See **"Pin Diagrams"** for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The ADxPCFGH, ADxPCFGL and TRIS registers control the operation of the ADC port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

Clearing any bit in the ADxPCFGH or ADxPCFGL register configures the corresponding bit to be an analog pin. This is also the Reset state of any I/O pin that has an analog (ANx) function associated with it.

Note:	In devices with two ADC modules, if the
	corresponding PCFG bit in either
	AD1PCFGH(L) and AD2PCFGH(L) is
	cleared, the pin is configured as an analog
	input.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

Note:	The voltage on an analog input pin can be
	between -0.3V to (VDD + 0.3 V).

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0
MOV	W0, TRISBB
NOP	
btss	PORTB, #13

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJXXXMCX06/X08/X10 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 24 external signals (CN0 through CN23) that can be selected (enabled) for generating an interrupt request on a change-of-state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the CN interrupt enable (CNxIE) control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin and eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the weak pull-up enable (CNxPUE) bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

[;] Configure PORTB<15:8> as inputs ; and PORTB<7:0> as outputs ; Delay 1 cycle ; Next Instruction




FIGURE 13-1: TIMER2/3 (32-BIT) BLOCK DIAGRAM⁽¹⁾

14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
—	_	ICSIDL			_		—		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0		
ICTMR ⁽¹⁾	ICI<	<1:0>	ICOV	ICBNE		ICM<2:0>			
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13	ICSIDL: Inpu	t Capture Mod	ule Stop in Idle	e Control bit					
		ture module wi							
				operate in CPU	Idle mode				
bit 12-8	•	Unimplemented: Read as '0'							
bit 7		t Capture Time							
		ntents are capt ntents are capt							
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits								
	10 = Interrup	t on every four t on every third t on every seco	capture even	t					
		t on every capt							
bit 4	ICOV: Input C	Capture Overflo	w Status Flag	bit (read-only)					
		ture overflow o capture overflo							
bit 3	ICBNE: Input	Capture Buffe	r Empty Statu	s bit (read-only))				
		ture buffer is n ture buffer is e		ast one more c	apture value o	an be read			
bit 2-0	ICM<2:0>: In	put Capture M	ode Select bits	3					
	(Rising 110 = Unuse 101 = Captur 100 = Captur 011 = Captur 010 = Captur 001 = Captur	g edge detect of d (module disa e mode, every e mode, every e mode, every e mode, every e mode, every e mode, every :0> bits do not	only, all other of bled) 16th rising edg 4th rising edge rising edge falling edge edge (rising a control interru	control bits are i ge e	not applicable	eep or Idle mode .)	2		

Note 1: Timer selections may vary. Refer to the device data sheet for details.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0 HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:		U = Unimplemented bi	t, read as '0'	
R = Readab	le bit	W = Writable bit	HS = Set in hardware	HC = Cleared in hardware
-n = Value a	It POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15		2Cx Enable bit		
	0 = Disat	ples the I2Cx module. All I ² C	nfigures the SDAx and SCLx pir pins are controlled by port func	
bit 14	Unimple	mented: Read as '0'		
bit 13	12CSIDL	: Stop in Idle Mode bit		
		ontinue module operation wh inue module operation in Idle	en device enters an Idle mode e mode	
bit 12	SCLREL	: SCLx Release Control bit (when operating as I ² C slave)	
		ase SCLx clock SCLx clock low (clock stretc	h)	
		V (i.e., software may write '0'	' to initiate stretch and write '1' to ardware clear at end of slave re	o release clock). Hardware clear ception.
	If STREN Bit is R/S transmiss	(i.e., software may only writ	te '1' to release clock). Hardwar	e clear at beginning of slave
bit 11	IPMIEN:	Intelligent Peripheral Manag	ement Interface (IPMI) Enable I	bit
		mode is enabled; all address mode disabled	ses Acknowledged	
bit 10	A10M: 1	0-bit Slave Address bit		
	-	ADD is a 10-bit slave addres ADD is a 7-bit slave address		
bit 9	DISSLW	Disable Slew Rate Control	bit	
		rate control disabled rate control enabled		
bit 8	SMEN: S	MBus Input Levels bit		
		ele I/O pin thresholds compliand the source of the source	ant with SMBus specification	
bit 7	GCEN: G	General Call Enable bit (wher	n operating as I ² C slave)	
	(mod	ble interrupt when a general dule is enabled for reception eral call address disabled	call address is received in the lź)	2CxRSR
bit 6			bit (when operating as I ² C slave	e)
		conjunction with SCLREL bit.		,
		ble software or receive clock		

NOTES:

REGISTER 21-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F15BF	P<3:0>		F14BP<3:0>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F13BF	P<3:0>			F12B	P<3:0>			
bit 7				•			bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-12	F15BP<3:0>	: RX Buffer Wri	tten when Fil	ter 15 Hits bits					
bit 11-8	F14BP<3:0>	: RX Buffer Wri	tten when Fil	ter 14 Hits bits					
bit 7-4	F13BP<3:0>	: RX Buffer Wri	tten when Fil	ter 13 Hits bits					
	F12BP<3:0>: RX Buffer Written when Filter 12 Hits bits								

23.5 JTAG Interface

dsPIC33FJXXXMCX06/X08/X10 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on the interface will be provided in future revisions of the document.

23.6 Code Protection and CodeGuard™ Security

The dsPIC33FJXXXMCX06/X08/X10 devices offer the advanced implementation of CodeGuard[™] Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IP are resident on the single chip. The code protection features vary depending on the actual device implemented. The following sections provide an overview of these features.

The code protection features are controlled by the Configuration registers: FBS, FSS and FGS.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) in the "dsPlC33F Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

23.7 In-Circuit Serial Programming

dsPIC33FJXXXMCX06/X08/X10 family digital signal controllers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming sequence. This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware, to be programmed. Please refer to the "*dsPIC33F/PIC24H Flash Programming Specification*" (DS70152) document for details about ICSP.

Any one out of three pairs of programming clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

23.8 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any one out of three pairs of debugging clock/data pins may be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Param No.	Symbol	Characteristic				Units	Conditions				
		Program Flash Memory									
D130a	Eр	Cell Endurance	100	1000	_	E/W	See Note 2				
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage				
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage				
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated				
D135	IDDP	Supply Current during Programming	—	10	—	mA					
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, See Note 2				
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, See Note 2				
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, See Note 2				

TABLE 26-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 26-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 26-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial								
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments	
	Cefc	External Filter Capacitor Value	4.7	10		μF	Capacitor must be low series resistance (< 5 ohms)	

