

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 40 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT |
| Number of I/O | 85 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 3.6V |
| Data Converters | A/D 24x10/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33fj64mc710t-i-pf |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Pin Name | Pin Type | Buffer Type | Description |
|----------------|-------------|----------------|--|
| AN0-AN31 | I | Analog | Analog input channels. |
| AVDD | Р | Р | Positive supply for analog modules. This pin must be connected at all times. |
| AVss | Р | Р | Ground reference for analog modules. |
| CLKI | I | ST/CMOS | External clock source input. Always associated with OSC1 pin function. |
| ССКО | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function. |
| CN0-CN23 | I | ST | Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs. |
| C1RX | Ι | ST | ECAN1 bus receive pin. |
| C1TX | 0 | | ECAN1 bus transmit pin. |
| C2RX | | SI | ECAN2 bus receive pin. |
| | 0 | | Data I/O pin for programming/dobugging communication abonnol 1 |
| PGED1 PGEC1 | 1/0 | ST | Clock input pin for programming/debugging communication channel 1. |
| PGED2 | 1/0 | ST | Data I/O pin for programming/debugging communication channel 2. |
| PGEC2 | I | ST | Clock input pin for programming/debugging communication channel 2. |
| PGED3 | I/O | ST | Data I/O pin for programming/debugging communication channel 3. |
| PGEC3 | I | ST | Clock input pin for programming/debugging communication channel 3. |
| IC1-IC8 | I | ST | Capture inputs 1 through 8. |
| INDX | I | ST | Quadrature Encoder Index Pulse input. |
| QEA | I | ST | Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External |
| | | OT | Clock/Gate input in Timer mode. |
| QEB | I | SI | Quadrature Encoder Phase A input in QEI mode. Auxiliary Timer External |
| UPDN | 0 | CMOS | Position Up/Down Counter Direction State. |
| INT0 | 1 | ST | External interrupt 0. |
| INT1 | I | ST | External interrupt 1. |
| INT2 | I | ST | External interrupt 2. |
| INT3 | I | ST | External interrupt 3. |
| INT4 | I | ST | External interrupt 4. |
| FLTA | I | ST | PWM Fault A input. |
| | | SI | PWM Fault B input. |
| PWM1H | 0 | | PWM 1 high output |
| PWM2L | ŏ | _ | PWM 2 low output. |
| PWM2H | 0 | — | PWM 2 high output. |
| PWM3L | 0 | — | PWM 3 low output. |
| PWM3H | 0 | — | PWM 3 high output. |
| PWM4L | 0 | — | PWM 4 low output. |
| | 0 | - | |
| MCLR | I/P | SI | Master Clear (Reset) input. This pin is an active-low Reset to the device. |
| OCFA | | ST | Compare Fault A input (for Compare Channels 1, 2, 3 and 4). |
| | | 51 | Compare entruits 1 through 8 |
| 09012000 | 1 | STICMOS | Oscillator crystal input. ST buffer when configured in PC mode: |
| | | 31/01000 | CMOS otherwise. |
| OSC2 | I/O | _ | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. |
| Legend: CMC | S = CMO | S compatible | e input or output Analog = Analog input P = Power |
| ST = | Schmitt T | rigger input | with CMOS levels O = Output I = Input |

TABLE 1-1: PINOUT I/O DESCRIPTIONS

3.0 CPU

Note: This data sheet summarizes the features of the dsPIC33FJXXXMCX06/X08/X10 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2. "CPU"** (DS70204) in the *"dsPIC33F Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJXXXMCX06/X08/X10 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The dsPIC33FJXXXMCX06/X08/X10 devices have sixteen 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The dsPIC33FJXXXMCX06/X08/X10 instruction set has two classes of instructions: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C com-For most instructions, efficiency. piler the dsPIC33FJXXXMCX06/X08/X10 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJXXXMCX06/X08/X10 is shown in Figure 3-2.

3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers but may be used as general purpose RAM.

3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM memory data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.

3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJXXXMCX06/X08/X10 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the "*dsPIC30F/33F Programmer's Reference Manual*" (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJXXXMCX06/X08/X10 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJXXXMCX06/X08/X10 is a single-cycle, instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations which require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has various options selected through various bits in the CPU Core Control register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF)
- 2. Signed or unsigned DSP multiply (US)
- 3. Conventional or convergent rounding (RND)
- 4. Automatic saturation on/off for AccA (SATA)
- 5. Automatic saturation on/off for AccB (SATB)
- 6. Automatic saturation on/off for writes to data memory (SATDW)
- 7. Accumulator Saturation mode selection (ACCSAT)

Table 3-1 provides a summary of DSP instructions. A block diagram of the DSP engine is shown in Figure 3-3.

.

| TABLE 3-1: | DSP INSTRUCTIONS |
|------------|------------------|
| | SUMMARY |
| | |

. _ . _ . .

| Instruction | Algebraic Operation | ACC Write Back |
|-------------|------------------------|-------------------|
| CLR | A = 0 | Yes |
| ED | A = (x - y)2 | No |
| EDAC | A = A + (x - y)2 | No |
| MAC | A = A + (x * y) | Yes |
| MAC | A = A + x2 | No |
| MOVSAC | No change in A | Yes |
| MPY | A = x * y | No |
| MPY | A = x 2 | No |
| MPY.N | A = - x * y | No |
| MSC | A = A - x * y | Yes |

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXMCX10 DEVICES

| SFR Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------------|---------|---------|---------|---------|---------|---------|--------|--------|---------|---------|---------|---------|---------|---------|---------|---------------|---------------|
| CNEN1 | 0060 | CN15IE | CN14IE | CN13IE | CN12IE | CN11IE | CN10IE | CN9IE | CN8IE | CN7IE | CN6IE | CN5IE | CN4IE | CN3IE | CN2IE | CN1IE | CN0IE | 0000 |
| CNEN2 | 0062 | _ | _ | _ | _ | _ | _ | _ | _ | CN23IE | CN22IE | CN21IE | CN20IE | CN19IE | CN18IE | CN17IE | CN16IE | 0000 |
| CNPU1 | 0068 | CN15PUE | CN14PUE | CN13PUE | CN12PUE | CN11PUE | CN10PUE | CN9PUE | CN8PUE | CN7PUE | CN6PUE | CN5PUE | CN4PUE | CN3PUE | CN2PUE | CN1PUE | CN0PUE | 0000 |
| CNPU2 | 006A | _ | _ | _ | _ | _ | _ | _ | _ | CN23PUE | CN22PUE | CN21PUE | CN20PUE | CN19PUE | CN18PUE | CN17PUE | CN16PUE | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXMCX08 DEVICES

| SFR Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|---------|---------|---------|---------|---------|---------|---------------|
| CNEN1 | 0060 | CN15IE | CN14IE | CN13IE | CN12IE | CN11IE | CN10IE | CN9IE | CN8IE | CN7IE | CN6IE | CN5IE | CN4IE | CN3IE | CN2IE | CN1IE | CN0IE | 0000 |
| CNEN2 | 0062 | _ | — | _ | _ | _ | — | — | _ | _ | — | CN21IE | CN20IE | CN19IE | CN18IE | CN17IE | CN16IE | 0000 |
| CNPU1 | 0068 | CN15PUE | CN14PUE | CN13PUE | CN12PUE | CN11PUE | CN10PUE | CN9PUE | CN8PUE | CN7PUE | CN6PUE | CN5PUE | CN4PUE | CN3PUE | CN2PUE | CN1PUE | CN0PUE | 0000 |
| CNPU2 | 006A | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | CN21PUE | CN20PUE | CN19PUE | CN18PUE | CN17PUE | CN16PUE | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJXXXMCX06 DEVICES

| SFR Name | SFR Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|---------|---------|--------|---------|---------|---------------|---------------|
| CNEN1 | 0060 | CN15IE | CN14IE | CN13IE | CN12IE | CN11IE | CN10IE | CN9IE | CN8IE | CN7IE | CN6IE | CN5IE | CN4IE | CN3IE | CN2IE | CN1IE | CN0IE | 0000 |
| CNEN2 | 0062 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | CN21IE | CN20IE | _ | CN18IE | CN17IE | CN16IE | 0000 |
| CNPU1 | 0068 | CN15PUE | CN14PUE | CN13PUE | CN12PUE | CN11PUE | CN10PUE | CN9PUE | CN8PUE | CN7PUE | CN6PUE | CN5PUE | CN4PUE | CN3PUE | CN2PUE | CN1PUE | CN0PUE | 0000 |
| CNPU2 | 006A | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | CN21PUE | CN20PUE | _ | CN18PUE | CN17PUE | CN16PUE | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|------------|------|---------|-----------|---------|-------------------|---|------------|----------|-----------|----------|-----------------------|--------|---------|----------|----------|----------|--------|---------------|
| C1CTRL1 | 0400 | — | - | CSIDL | ABAT | — | RE | EQOP<2:0 | > | OPI | MODE<2:0 | > | — | CANCAP | — | — | WIN | 0480 |
| C1CTRL2 | 0402 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | D | NCNT<4:0 | > | | 0000 |
| C1VEC | 0404 | _ | _ | _ | | F | ILHIT<4:0> | | | _ | | | | CODE<6:0 | > | | | 0000 |
| C1FCTRL | 0406 | C | DMABS<2:0 |)> | — | _ | | — | — | — | — — — FSA<4:0> | | | | | | 0000 | |
| C1FIFO | 0408 | _ | _ | | | FBP< | 5:0> | | FNRB<5:0> | | | | | | | 0000 | | |
| C1INTF | 040A | _ | _ | ТХВО | TXBP | RXBP | TXWAR | RXWAR | EWARN | IVRIF | WAKIF | ERRIF | _ | FIFOIF | RBOVIF | RBIF | TBIF | 0000 |
| C1INTE | 040C | _ | _ | _ | _ | _ | _ | _ | _ | IVRIE | WAKIE | ERRIE | _ | FIFOIE | RBOVIE | RBIE | TBIE | 0000 |
| C1EC | 040E | | | | TERRCN | T<7:0> | | | | | | | RERRCN | T<7:0> | | | | 0000 |
| C1CFG1 | 0410 | _ | _ | _ | _ | _ | _ | _ | _ | SJW< | 1:0> | | | BRP< | <5:0> | | | 0000 |
| C1CFG2 | 0412 | _ | WAKFIL | _ | _ | _ | SE | G2PH<2:0 |)> | SEG2PHTS | SAM | S | EG1PH<2 | :0> | F | RSEG<2:0 |)> | 0000 |
| C1FEN1 | 0414 | FLTEN15 | FLTEN14 | FLTEN13 | FLTEN12 | FLTEN11 | FLTEN10 | FLTEN9 | FLTEN8 | FLTEN7 | FLTEN6 | FLTEN5 | FLTEN4 | FLTEN3 | FLTEN2 | FLTEN1 | FLTEN0 | FFFF |
| C1FMSKSEL1 | 0418 | F7MSI | K<1:0> | F6MS | < <1:0> | F5MSK<1:0> F4MSK<1:0> F3MSK<1:0> F2MSK<1:0> F1MSK<1:0> F0MSK<1:0> | | | | | | | 0000 | | | | | |
| C1FMSKSEL2 | 041A | F15MS | K<1:0> | F14MS | K<1:0> | F13MS | SK<1:0> | F12MS | K<1:0> | F11MSK | <1:0> | F10MS | K<1:0> | F9MSH | <<1:0> | F8MS | K<1:0> | 0000 |

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|---------------|---------|---------|---------|---------|---------|---------|---|--------------|-----------|---------|---------|---------|---------|---------|---------|---------|---------------|
| | 0400- 041E | | | | | | | See | e definition | when WIN | = x | | | | | | | |
| C1RXFUL1 | 0420 | RXFUL15 | RXFUL14 | RXFUL13 | RXFUL12 | RXFUL11 | RXFUL10 | RXFUL9 | RXFUL8 | RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 | 0000 |
| C1RXFUL2 | 0422 | RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 | RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 | 0000 |
| C1RXOVF1 | 0428 | RXOVF15 | RXOVF14 | RXOVF13 | RXOVF12 | RXOVF11 | RXOVF10 | RXOVF9 | RXOVF8 | RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVF0 | 0000 |
| C1RXOVF2 | 042A | RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 | RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 | 0000 |
| C1TR01CON | 0430 | TXEN1 | TXABT1 | TXLARB1 | TXERR1 | TXREQ1 | RTREN1 | TX1PF | RI<1:0> | TXEN0 | TXABAT0 | TXLARB0 | TXERR0 | TXREQ0 | RTREN0 | TX0PF | RI<1:0> | 0000 |
| C1TR23CON | 0432 | TXEN3 | TXABT3 | TXLARB3 | TXERR3 | TXREQ3 | RTREN3 | TX3PF | RI<1:0> | TXEN2 | TXABAT2 | TXLARB2 | TXERR2 | TXREQ2 | RTREN2 | TX2PF | RI<1:0> | 0000 |
| C1TR45CON | 0434 | TXEN5 | TXABT5 | TXLARB5 | TXERR5 | TXREQ5 | RTREN5 | TX5PF | RI<1:0> | TXEN4 | TXABAT4 | TXLARB4 | TXERR4 | TXREQ4 | RTREN4 | TX4PF | RI<1:0> | 0000 |
| C1TR67CON | 0436 | TXEN7 | TXABT7 | TXLARB7 | TXERR7 | TXREQ7 | RTREN7 | REN7 TX7PRI<1:0> TXEN6 TXABAT6 TXLARB6 TXERR6 TXREQ6 RTREN6 TX6PRI<1:0> | | | | | | | RI<1:0> | xxxx | | |
| C1RXD | 0440 | | | | | | | | Received | Data Word | | | | | | | | xxxx |
| C1TXD | 0442 | | | | | | | | Transmit | Data Word | | | | | | | | xxxx |

Legend:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: PORTC REGISTER MAP⁽¹⁾

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|---------|---------|---------|---------|--------|--------|-------|-------|-------|-------|-------|--------|--------|--------|--------|-------|---------------|
| TRISC | 02CC | TRISC15 | TRISC14 | TRISC13 | TRISC12 | — | _ | — | - | - | _ | _ | TRISC4 | TRISC3 | TRISC2 | TRISC1 | - | F01E |
| PORTC | 02CE | RC15 | RC14 | RC13 | RC12 | _ | _ | _ | _ | - | _ | _ | RC4 | RC3 | RC2 | RC1 | _ | xxxx |
| LATC | 02D0 | LATC15 | LATC14 | LATC13 | LATC12 | | _ | | _ | _ | _ | _ | LATC4 | LATC3 | LATC2 | LATC1 | _ | xxxx |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-29: PORTD REGISTER MAP⁽¹⁾

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISD | 02D2 | TRISD15 | TRISD14 | TRISD13 | TRISD12 | TRISD11 | TRISD10 | TRISD9 | TRISD8 | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | FFFF |
| PORTD | 02D4 | RD15 | RD14 | RD13 | RD12 | RD11 | RD10 | RD9 | RD8 | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | xxxx |
| LATD | 02D6 | LATD15 | LATD14 | LATD13 | LATD12 | LATD11 | LATD10 | LATD9 | LATD8 | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | xxxx |
| ODCD | 06D2 | ODCD15 | ODCD14 | ODCD13 | ODCD12 | ODCD11 | ODCD10 | ODCD9 | ODCD8 | ODCD7 | ODCD6 | ODCD5 | ODCD4 | ODCD3 | ODCD2 | ODCD1 | ODCD0 | 0000 |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-30: PORTE REGISTER MAP⁽¹⁾

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------|
| TRISE | 02D8 | — | - | — | — | - | - | TRISE9 | TRISE8 | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 01FF |
| PORTE | 02DA | _ | _ | _ | _ | _ | — | RE9 | RE8 | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | xxxx |
| LATE | 02DC | _ | _ | _ | _ | _ | _ | LATE9 | LATE8 | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | xxxx |

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

TABLE 4-31: PORTF REGISTER MAP⁽¹⁾

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-----------|------|--------|--------|---------|---------|--------|--------|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------|------------|
| TRISF | 02DE | — | - | TRISF13 | TRISF12 | — | _ | — | TRISF8 | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 31FF |
| PORTF | 02E0 | _ | _ | RF13 | RF12 | _ | _ | _ | RF8 | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | RF0 | XXXX |
| LATF | 02E2 | _ | _ | LATF13 | LATF12 | _ | _ | _ | LATF8 | LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | LATF0 | XXXX |
| ODCF | 06DE | _ | _ | ODCF13 | ODCF12 | _ | _ | _ | ODCF8 | ODCF7 | ODCF6 | ODCF5 | ODCF4 | ODCF3 | ODCF2 | ODCF1 | ODCF0 | 0000 |

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal for PinHigh devices.

Note 1: The actual set of I/O port pins varies from one device to another. Please refer to the corresponding pinout diagrams.

DS70287C-page 61

4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJXXXMCX06/X08/X10 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

| Note: | A PC push during exception processing |
|-------|--|
| | concatenates the SRL register to the MSb |
| | of the PC prior to the push. |

The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-6: CALL STACK FRAME



4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33FJXXXMCX06/X08/X10 devices supports Data RAM protection features which enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes in Table 4-36 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The 3-operand MCU instructions are of the following form:

Operand 3 = Operand 1 < function> Operand 2

where Operand 1 is always a working register (i.e., the addressing mode can only be register direct) which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal



4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJXXXMCX06/X08/X10 architecture uses a 24-bit wide program space and a 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJXXXMCX06/X08/X10 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-38 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-38: PROGRAM SPACE ADDRESS CONSTRUCTION

| | Access | Program Space Address | | | | | | | |
|--------------------------|---------------|-------------------------------|-----------|-----------------------------------|--------|-----|--|--|--|
| Access Type | Space | <23> | <22:16> | <15> | <14:1> | <0> | | | |
| Instruction Access | User | 0 | | PC<22:1> | | 0 | | | |
| (Code Execution) | | 0xxx xxxx xxxx xxxx xxxx xxx0 | | | | | | | |
| TBLRD/TBLWT | User | TB | LPAG<7:0> | Data EA<15:0> | | | | | |
| (Byte/Word Read/Write) | | 0 | xxx xxxx | xxxx xxxx xxxx xxxx | | | | | |
| | Configuration | TB | LPAG<7:0> | Data EA<15:0> | | | | | |
| | | 1 | xxx xxxx | xxxx xxxx xxxx xxxx | | | | | |
| Program Space Visibility | User | 0 | PSVPAG<7 | 7:0> Data EA<14:0> ⁽¹⁾ | | | | | |
| (Block Remap/Read) | | 0 | xxxx xxxx | | | | | | |

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

| ; | Set up NVMCO | N for row programming operations | | |
|------------|---------------------|----------------------------------|--------|---------------------------------------|
| | MOV | WO NUMCON | | Initialize NUMCON |
| | Sot up a poi | ntor to the first program memory | , , | ation to be written |
| <i>'</i> . | program momo | ry gologtod and writeg enabled | 100 | acton to be written |
| i | | Howoooo Wo | | |
| | MOV | HO TRIDAC | , | Initialize DM Dage Doundary CED |
| | MOV | WU, IBLPAG | ; | Inicialize PM Page Boundary SFR |
| | MUV Devetermente | #UX6000, WO | ; | An example program memory address |
| ; | Oth program | IBLWI INSCLUCTIONS CO WITCE CHE | Tate | nes |
| ; | oun_program_ | | | |
| | MOV | #LOW_WORD_0, W2 | ; | |
| | MOV | #HIGH_BYTE_0, W3 | ; | |
| | TBTMLT | W2, [W0] | ; | Write PM low word into program latch |
| | TBLWIH | W3, [W0++] | ; | Write PM high byte into program latch |
| ; | lst_program_ | word | | |
| | MOV | #LOW_WORD_1, W2 | ; | |
| | MOV | #HIGH_BYTE_1, W3 | ; | |
| | TBTMLT | W2, [W0] | ; | Write PM low word into program latch |
| | TBLWIH | W3, [W0++] | ; | Write PM high byte into program latch |
| ; | 2nd_program | _word | | |
| | MOV | #LOW_WORD_2, W2 | ; | |
| | MOV | #HIGH_BYTE_2, W3 | ; | |
| | TBLWTL | W2, [W0] | ; | Write PM low word into program latch |
| | TBLWTH | W3, [W0++] | ; | Write PM high byte into program latch |
| | • | | | |
| | • | | | |
| | • | | | |
| ; | 63rd_program | _word | | |
| | MOV | #LOW_WORD_31, W2 | ; | |
| | MOV | #HIGH_BYTE_31, W3 | ; | |
| | TBLWTL | W2, [W0] | ; | Write PM low word into program latch |
| | TBLWTH | W3, [W0++] | ; | Write PM high byte into program latch |

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

| DISI | #5 | ; Block all interrupts with priority <7 ; for next 5 instructions |
|------|-------------|--|
| MOV | #0x55, W0 | |
| MOV | W0, NVMKEY | ; Write the 55 key |
| MOV | #0xAA, W1 | i |
| MOV | W1, NVMKEY | ; Write the AA key |
| BSET | NVMCON, #WR | ; Start the erase sequence |
| NOP | | ; Insert two NOPs after the |
| NOP | | ; erase command is asserted |
| | | |

| REGISTER 7-20: | IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5 |
|----------------|--|
|----------------|--|

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
|----------------|--------------|---|-----------------|-------------------|---------------|----------------|-------|
| | | IC8IP<2:0> | | | | IC7IP<2:0> | |
| bit 15 | | | | | | | bit 8 |
| - | | | | | | | 1 |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| | | AD2IP<2:0> | | — | | INT1IP<2:0> | |
| bit 7 | | | | | | | bit 0 |
| Logondy | | | | | | | |
| R - Readable | bit | W = Writable k | nit | II – I Inimpler | mented hit re | ad as 'O' | |
| n = Value at F | | '1' = Bit is set | JIL | 0' = Bit is cle | ared | v = Bitis unkn | own |
| | | | | | arcu | | own |
| bit 15 | Unimpleme | nted: Read as 'o |)' | | | | |
| bit 14-12 | IC8IP<2:0>: | Input Capture C | hannel 8 Inte | errupt Priority b | its | | |
| | 111 = Interr | upt is priority 7 (h | nighest priorit | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Interr | upt is priority 1 | | | | | |
| | 000 = Interr | upt source is disa | abled | | | | |
| bit 11 | Unimpleme | nted: Read as 'o |)' | | | | |
| bit 10-8 | IC7IP<2:0>: | Input Capture C | hannel 7 Inte | errupt Priority b | its | | |
| | 111 = Interr | upt is priority 7 (h | nighest priorit | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Interr | upt is priority 1 upt source is disa | abled | | | | |
| bit 7 | Unimpleme | nted: Read as 'o |)' | | | | |
| bit 6-4 | AD2IP<2:0> | ADC2 Convers | ion Complet | e Interrupt Prio | rity bits | | |
| | 111 = Interr | upt is priority 7 (h | nighest priorit | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Interr | upt is priority 1 | | | | | |
| | 000 = Interr | upt source is disa | abled | | | | |
| bit 3 | Unimpleme | nted: Read as 'o |)' | | | | |
| bit 2-0 | INT1IP<2:0 | >: External Interr | upt 1 Priority | bits | | | |
| | 111 = Interr | upt is priority 7 (h | highest priori | ty interrupt) | | | |
| | • | | | | | | |
| | • | | | | | | |
| | 001 = Intern | upt is priority 1 | blod | | | | |
| | 000 = mem | upt source is disa | UBIU | | | | |
| | | | | | | | |

| U-0 | U-0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | | | | | |
|------------------------------------|--|--|-------------------------------------|------------------|-----------------|-----------|-------|--|--|--|--|--|
| — | — | _ | _ | | ILF | <3:0> | | | | | | |
| bit 15 | | | | • | | | bit 8 | | | | | |
| | | | | | | | | | | | | |
| U-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | | |
| | | | | VECNUM<6:0 |)> | | | | | | | |
| bit 7 | ÷ | | | | | | bit 0 | | | | | |
| | | | | | | | | | | | | |
| Legend: | | | | | | | | | | | | |
| R = Readab | le bit | W = Writable b | pit | U = Unimpler | mented bit, rea | ad as '0' | | | | | | |
| -n = Value at POR '1' = Bit is set | | | '0' = Bit is cleared x = Bit is unl | | | own | | | | | | |
| | | | | | | | | | | | | |
| bit 15-12 | Unimplemen | ted: Read as 'o |)' | | | | | | | | | |
| bit 11-8 | ILR<3:0>: Ne | w CPU Interrup | ot Priority Leve | el bits | | | | | | | | |
| | 1111 = CPU | 1111 = CPU Interrupt Priority Level is 15 | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | • | • | | | | | | | | | | |
| | 0001 = CPU Interrupt Priority Level is 1 | | | | | | | | | | | |
| | 0000 = CPU | 000 = CPU Interrupt Priority Level is 0 | | | | | | | | | | |
| bit 7 | Unimplemen | ted: Read as 'o |)' | | | | | | | | | |
| bit 6-0 | VECNUM<6:0 | >: Vector Num | ber of Pendin | g Interrupt bits | 3 | | | | | | | |
| | 0111111 = In | terrupt Vector p | pending is nur | mber 135 | | | | | | | | |
| | • | | | | | | | | | | | |
| | • | | | | | | | | | | | |
| | 0000001 = In | 0000001 = Interrupt Vector pending is number 9 | | | | | | | | | | |
| | 0000000 = In | terrupt Vector p | pending is nur | mber 8 | | | | | | | | |

REGISTER 7-33: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

NOTES:

CICTRL1: ECAN™ CONTROL REGISTER 1 REGISTER 21-1: U-0 U-0 R/W-0 R/W-0 r-0 R/W-1 R/W-0 R/W-0 REQOP<2:0> CSIDL ABAT ____ ____ ____ bit 15 bit 8 R-1 R-0 R-0 U-0 R/W-0 U-0 U-0 R/W-0 OPMODE<2:0> CANCAP WIN bit 7 bit 0 Legend: r = Bit is Reserved R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12 ABAT: Abort All Pending Transmissions bit Signal all transmit buffers to abort transmission. Module will clear this bit when all transmissions are aborted bit 11 Reserved: Do no use bit 10-8 REQOP<2:0>: Request Operation Mode bits 000 = Set Normal Operation mode 001 = Set Disable mode 010 = Set Loopback mode 011 = Set Listen Only Mode 100 = Set Configuration mode 101 = Reserved – do not use 110 = Reserved – do not use 111 = Set Listen All Messages mode bit 7-5 OPMODE<2:0>: Operation Mode bits 000 = Module is in Normal Operation mode 001 = Module is in Disable mode 010 = Module is in Loopback mode 011 = Module is in Listen Only mode 100 = Module is in Configuration mode 101 = Reserved 110 = Reserved 111 = Module is in Listen All Messages mode bit 4 Unimplemented: Read as '0' bit 3 CANCAP: CAN Message Receive Timer Capture Event Enable bit 1 = Enable input capture based on CAN message receive 0 = Disable CAN capture bit 2-1 Unimplemented: Read as '0' bit 0 WIN: SFR Map Window Select bit 1 = Use filter window 0 = Use buffer window

| | | 1 | | ··· (•••····••==) | 1 | 1 | |
|--------------------|----------------------|---------|-----------------------|--|---------------|----------------|--------------------------|
| Base Instr # | Assembly Mnemonic | | Assembly Syntax | Description | # of Words | # of Cycles | Status Flags Affected |
| 10 | BTSC | BTSC | f,#bit4 | Bit Test f, Skip if Clear | 1 | 1 (2 or 3) | None |
| | | BTSC | Ws,#bit4 | Bit Test Ws, Skip if Clear | 1 | 1 (2 or 3) | None |
| 11 | BTSS | BTSS | f,#bit4 | Bit Test f, Skip if Set | 1 | 1 (2 or 3) | None |
| | | BTSS | Ws,#bit4 | Bit Test Ws, Skip if Set | 1 | 1 (2 or 3) | None |
| 12 | BTST | BTST | f,#bit4 | Bit Test f | 1 | 1 | Z |
| | | BTST.C | Ws,#bit4 | Bit Test Ws to C | 1 | 1 | С |
| | | BTST.Z | Ws,#bit4 | Bit Test Ws to Z | 1 | 1 | Z |
| | | BTST.C | Ws,Wb | Bit Test Ws <wb> to C</wb> | 1 | 1 | С |
| | | BTST.Z | Ws,Wb | Bit Test Ws <wb> to Z</wb> | 1 | 1 | Z |
| 13 | BTSTS | BTSTS | f,#bit4 | Bit Test then Set f | 1 | 1 | Z |
| | | BTSTS.C | Ws,#bit4 | Bit Test Ws to C, then Set | 1 | 1 | С |
| | | BTSTS.Z | Ws,#bit4 | Bit Test Ws to Z, then Set | 1 | 1 | Z |
| 14 | CALL | CALL | lit23 | Call subroutine | 2 | 2 | None |
| | | CALL | Wn | Call indirect subroutine | 1 | 2 | None |
| 15 | CLR | CLR | f | f = 0x0000 | 1 | 1 | None |
| | | CLR | WREG | WREG = 0x0000 | 1 | 1 | None |
| | | CLR | Ws | Ws = 0x0000 | 1 | 1 | None |
| | | CLR | Acc,Wx,Wxd,Wy,Wyd,AWB | Clear Accumulator | 1 | 1 | OA,OB,SA,SB |
| 16 | CLRWDT | CLRWDT | | Clear Watchdog Timer | 1 | 1 | WDTO,Sleep |
| 17 | COM | COM | f | f = f | 1 | 1 | N,Z |
| | | COM | f,WREG | WREG = \overline{f} | 1 | 1 | N.Z |
| | | COM | Ws.Wd | $Wd = \overline{Ws}$ | 1 | 1 | N.Z |
| 18 | CP | CP | f | Compare f with WREG | 1 | 1 | C.DC.N.OV.Z |
| | | CP | - Wb.#lit5 | Compare Wb with lit5 | 1 | 1 | C.DC.N.OV.Z |
| | | CP | Wb.Ws | Compare Wb with Ws (Wb – Ws) | 1 | 1 | C.DC.N.OV.Z |
| 19 | CP0 | CP0 | f | Compare f with 0x0000 | 1 | 1 | C.DC.N.OV.Z |
| | 010 | CPO | Ws | Compare Ws with 0x0000 | 1 | 1 | |
| 20 | CPB | CPB | f | Compare f with WREG with Borrow | 1 | 1 | |
| 20 | 012 | CPB | - Wb #lit5 | Compare Wb with lit5, with Borrow | 1 | 1 | |
| | | CPB | Wb,Ws | Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$ | 1 | 1 | C,DC,N,OV,Z |
| 21 | CPSEQ | CPSEQ | Wb, Wn | Compare Wb with Wn, skip if = | 1 | 1 (2 or 3) | None |
| 22 | CPSGT | CPSGT | Wb, Wn | Compare Wb with Wn, skip if > | 1 | (2 or 3) | None |
| 23 | CPSLT | CPSLT | Wb, Wn | Compare Wb with Wn, skip if < | 1 | 1 (2 or 3) | None |
| 24 | CPSNE | CPSNE | Wb, Wn | Compare Wb with Wn, skip if ≠ | 1 | 1 (2 or 3) | None |
| 25 | DAW | DAW | Wn | Wn = decimal adjust Wn | 1 | 1 | С |
| 26 | DEC | DEC | f | f = f - 1 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC | f,WREG | WREG = f – 1 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC | Ws,Wd | Wd = Ws - 1 | 1 | 1 | C,DC,N,OV,Z |
| 27 | DEC2 | DEC2 | f | f = f – 2 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC2 | f,WREG | WREG = f – 2 | 1 | 1 | C,DC,N,OV,Z |
| | | DEC2 | Ws,Wd | Wd = Ws - 2 | 1 | 1 | C,DC,N,OV,Z |
| 28 | DISI | DISI | #lit14 | Disable Interrupts for k instruction cycles | 1 | 1 | None |

TABLE 24-2: INSTRUCTION SET OVERVIEW (CONTINUED)

26.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJXXXMCX06/X08/X10 AC characteristics and timing parameters.

TABLE 26-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

| | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) |
|--------------------|---|
| AC CHARACTERISTICS | Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial |
| | Operating voltage VDD range as described in Section 26.0 "Electrical |
| | Characteristics". |

FIGURE 26-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 26-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| Param No. | Symbol | Characteristic | Min | Тур | Мах | Units | Conditions |
|--------------|--------|-----------------------|-----|-----|-----|-------|--|
| DO50 | Cosc2 | OSC2/SOSC2 pin | _ | _ | 15 | pF | In XT and HS modes when external clock is used to drive OSC1 |
| DO56 | Сю | All I/O pins and OSC2 | — | — | 50 | pF | EC mode |
| DO58 | Св | SCLx, SDAx | _ | _ | 400 | pF | In l ² C™ mode |



| IABLE 26-16: EXTERNAL CLOCK TIMING REQUIREMENTS | | | | | | | | | | | |
|---|--------------------|--|----------------|--|-----------------|-------------------|------------------|--|--|--|--|
| AC CHA | AC CHARACTERISTICS | | | Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria | | | | | | | |
| Param No. | Sym bol | Characteristic | Min | Тур ⁽¹⁾ | Max | Units | Conditions | | | | |
| OS10 | FIN | External CLKI Frequency (External clocks allowed only in EC and ECPLL modes) | DC | | 40 | MHz | EC | | | | |
| | | Oscillator Crystal Frequency | 3.5 10 — | | 10 40 33 | MHz MHz kHz | XT HS SOSC | | | | |
| OS20 | Tosc | Tosc = 1/Fosc | 12.5 | _ | DC | ns | | | | | |
| OS25 | TCY | Instruction Cycle Time ⁽²⁾ | 25 | | DC | ns | | | | | |
| OS30 | TosL, TosH | External Clock in (OSC1) High or Low Time | 0.375 x Tosc | | 0.625 x Tosc | ns | EC | | | | |
| OS31 | TosR, TosF | External Clock in (OSC1) Rise or Fall Time | _ | | 20 | ns | EC | | | | |

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

CLKO Rise Time⁽³⁾

CLKO Fall Time⁽³⁾

External Oscillator

Transconductance⁽⁴⁾

OS40

OS41

OS42

TckR

TckF

Gм

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

14

5.2

5.2

16

18

ns

ns

mA/V

VDD = 3.3V

TA = +25°C

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

FIGURE 26-5: TIMER1, 2, 3, 4, 5, 6, 7, 8 AND 9 EXTERNAL CLOCK TIMING CHARACTERISTICS



| AC CHARACTERISTICS | | | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | |
|--------------------|-----------|--|--|---|---|-------|---------|-------|--|--|
| Param No. | Symbol | Charact | eristic | | Min | n Typ | | Units | Conditions | |
| TA10 | ТтхН | TxCK High Time | Synchronous, no prescaler Synchronous, with prescaler Asynchronous | | 0.5 TCY + 20 | | _ | ns | Must also meet parameter TA15 | |
| | | | | | 10 | — | — | ns | | |
| | | | | | 10 | — | | ns | | |
| TA11 | ΤτxL | TxCK Low Time | Synchronous, no prescaler Synchronous, with prescaler Asynchronous | | 0.5 TCY + 20 | | — | ns | Must also meet parameter TA15 | |
| | | | | | 10 | | — | ns | | |
| | | | | | 10 | — | _ | ns | | |
| TA15 | ΤτχΡ | TxCK Input Period | d Synchronous, no prescaler | | Tcy + 40 | | | ns | | |
| | | | Synchron with pres | nous, scaler | Greater of: 20 ns or (TCY + 40)/N | | _ | _ | N = prescale value (1, 8, 64, 256) | |
| | | | Asynchro | onous | 20 | — | | ns | — | |
| OS60 | Ft1 | SOSC1/T1CK Oscillator Input frequency Range (oscillator enabled by setting bit TCS (T1CON<1>)) | | DC | _ | 50 | kHz | — | | |
| TA20 | TCKEXTMRL | Delay from External TxCK Clock Edge to Timer Increment | | | 0.5 TCY | _ | 1.5 TCY | _ | _ | |

TABLE 26-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

Note 1: Timer1 is a Type A.

| | | | Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial | | | | | | | |
|---|-----------------------------------|--------------------------------|---|------|------|-------|--|--|--|--|
| Param No. | Symbol | Characteristic | Min. | Тур | Max. | Units | Conditions | | | |
| ADC Accuracy (10-bit Mode) – Measurements with external VREF+/VREF- | | | | | | | | | | |
| AD20c | Nr | Resolution | 10 data bits | | bits | | | | | |
| AD21c | INL | Integral Nonlinearity | -1.5 | — | +1.5 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V | | | |
| AD22c | DNL | Differential Nonlinearity | >-1 | — | <1 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V | | | |
| AD23c | Gerr | Gain Error | 1 | 3 | 6 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V | | | |
| AD24c | EOFF | Offset Error | 1 | 2 | 5 | LSb | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V | | | |
| AD25c | _ | Monotonicity | _ | _ | | | Guaranteed | | | |
| ADC Accuracy (10-bit Mode) – Measurements with internal VREF+/VREF- | | | | | | | | | | |
| AD20d | Nr | Resolution | 10 data bits | | bits | | | | | |
| AD21d | INL | Integral Nonlinearity | -1 | -1 — | | LSb | VINL = AVSS = 0V, AVDD = 3.6V | | | |
| AD22d | DNL | Differential Nonlinearity | >-1 | — | <1 | LSb | VINL = AVSS = 0V, AVDD = 3.6V | | | |
| AD23d | Gerr | Gain Error | 1 | 5 | 6 | LSb | VINL = AVSS = 0V, AVDD = 3.6V | | | |
| AD24d | EOFF | Offset Error | 1 | 2 | 3 | LSb | VINL = AVSS = 0V, AVDD = 3.6V | | | |
| AD25d | — | Monotonicity | — | — | — | | Guaranteed | | | |
| | Dynamic Performance (10-bit Mode) | | | | | | | | | |
| AD30b | THD | Total Harmonic Distortion | | -64 | -67 | dB | _ | | | |
| AD31b | SINAD | Signal to Noise and Distortion | — | 57 | 58 | dB | — | | | |
| AD32b | SFDR | Spurious Free Dynamic Range | - | 60 | 62 | dB | _ | | | |
| AD33b | Fnyq | Input Signal Bandwidth | _ | _ | 550 | kHz | | | | |
| AD34b | ENOB | Effective Number of Bits | 9.1 | 9.7 | 9.8 | bits | — | | | |

TABLE 26-41: ADC MODULE SPECIFICATIONS (10-BIT MODE)

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|---------------------------|-------------|------|----------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | E | | 0.50 BSC | |
| Contact Pad Spacing | C1 | | 15.40 | |
| Contact Pad Spacing | C2 | | 15.40 | |
| Contact Pad Width (X100) | X1 | | | 0.30 |
| Contact Pad Length (X100) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com