



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1777-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description		
RC4/AN16/C5IN3-/C6IN3-/	RC4	TTL/ST	CMOS	General purpose I/O.		
PRG3R/T8IN/MD2CH/SDA	AN16	AN	_	ADC Channel 16 input.		
	C5IN3-	AN	_	Comparator 5 negative input.		
	C6IN3-	AN	_	Comparator 6 negative input.		
	PRG3R ⁽¹⁾	TTL/ST	_	Ramp generator set_rising input.		
	T8IN ⁽¹⁾	TTL/ST	_	Timer8 gate input.		
	MD2CH ⁽¹⁾	TTL/ST	_	Data signal modulator 2 high carrier input.		
	SDA	l ² C	OD	I ² C data input/output.		
RC5/AN17/OPA3IN0+/PRG3F/	RC5	TTL/ST	CMOS	General purpose I/O.		
T4IN/MD2MOD	AN17	AN	_	ADC Channel 17 input.		
	OPA3IN0	AN	_	Operational amplifier 3 inverting input.		
	PRG3F ⁽¹⁾	TTL/ST	_	Ramp generator set_falling input.		
	T4IN ⁽¹⁾	TTL/ST	_	Timer4 gate input.		
	MD2MOD ⁽¹⁾	TTL/ST	_	Data signal modulator modulation input.		
RC6/AN18/PRG3IN0/PRG4IN1/	RC6	TTL/ST	CMOS	General purpose I/O.		
C5IN1-/C6IN1-/C7IN1-/C8IN1-/	AN18	AN	_	ADC Channel 18 input.		
OPA3OUT/OPA4IN1+/OPA4IN1-	PRG3IN0	AN	_	Ramp generator 3 reference voltage input.		
	PRG4IN1	AN	_	Ramp generator 4 reference voltage input.		
	C5IN1-	AN	_	Comparator 5 negative input.		
	C6IN1-	AN	_	Comparator 6 negative input.		
	C7IN1-	AN	_	Comparator 7 negative input.		
	C8IN1-	AN	_	Comparator 8 negative input.		
	OPA3OUT	_	AN	Operational amplifier 3 output.		
	OPA4IN1+	AN	_	Operational amplifier 4 non-inverting input.		
	OPA4IN1-	AN		Operational amplifier 4 inverting input.		
RC7/AN19/OPA3IN0-	RC7	TTL/ST	CMOS	General purpose I/O.		
	AN19	AN	_	ADC Channel 19 input.		
	OPA3IN0-	AN	—	Operational amplifier 3 non-inverting input.		
RD0/AN20/OPA4IN0+	RD0	TTL/ST	CMOS	General purpose I/O.		
	AN20	AN	—	ADC Channel 20 input.		
	OPA4IN0+	AN	—	Operational amplifier 4 non-inverting input.		

TABLE 1-3:	PIC16(L)F1777/9 PINOUT DESCRIPTION (CONTINUED)
IADEE 1-3.	

Legend: AN = Analog input or output CMOS = CMOS compatible input or output = Open-Drain OD TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C HP = High Power

XTAL = Crystal levels

Note 1: Default peripheral input. Alternate pins can be selected as the peripheral input with the PPS input selection registers.

2: All pin digital outputs default to PORT latch data. Alternate outputs can be selected as the peripheral digital output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

3.4 Register Definitions: Status

REGISTER 3-1: STATUS: STATUS REGISTER

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u	
_	_	_	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾	
bit 7				·			bit 0	
Legend:								
R = Readabl	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'		
u = Bit is und	changed	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets	
'1' = Bit is se	et	'0' = Bit is clea	ared	q = Value der	pends on condit	ion		
bit 7-5	Unimplem	ented: Read as 'd)'					
bit 4	TO: Time-C	TO: Time-Out bit						
	1 = After po	ower-up, CLRWDT	instruction or	SLEEP instruc	tion			
	0 = A WDT	Time-out occurre	d					
bit 3	PD: Power-	PD: Power-Down bit						
	1 = After power-up or by the CLRWDT instruction							
	0 = By exec	0 = By execution of the SLEEP instruction						
bit 2	Z: Zero bit	Z: Zero bit						
		sult of an arithmet						
		sult of an arithmet	•			(4)		
bit 1	•	DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾						
1 = A carry-out from the 4th low-order bit of the result occurred								
		ry-out from the 4th			(4)			
bit 0	•	orrow bit (ADDWF,			,			
		-out from the Mos	U U					
	0 = No carr	ry-out from the Mo	ost Significan	t bit of the resu	it occurred			

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.

TABLE 3-18: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank	29 (Cont.)										
EA8h	RD0PPS ⁽³⁾	_	_		RD0PPS<5:0>					00 0000	uu uuuu
EA9h	RD1PPS ⁽³⁾	_	_			RD1PF	°S<5:0>			00 0000	uu uuuu
EAAh	RD2PPS ⁽³⁾	_	_		RD2PPS<5:0>					00 0000	uu uuuu
EABh	RD3PPS ⁽³⁾	_	_		RD3PPS<5:0>				00 0000	uu uuuu	
EACh	RD4PPS ⁽³⁾	_	_		RD4PPS<5:0>				00 0000	uu uuuu	
EADh	RD5PPS ⁽³⁾	_	_		RD5PPS<5:0>				00 0000	uu uuuu	
EAEh	RD6PPS ⁽³⁾	_	_		RD6PPS<5:0>				00 0000	uu uuuu	
EAFh	RD7PPS ⁽³⁾	_	_		RD7PPS<5:0>				00 0000	uu uuuu	
EB0h	RE0PPS ⁽³⁾	_	_		RE0PPS<5:0>				00 0000	uu uuuu	
EB1h	RE1PPS ⁽³⁾	_	_		RE1PPS<5:0>				00 0000	uu uuuu	
EB2h	RE2PPS ⁽³⁾	_	_		RE2PPS<5:0>				00 0000	uu uuuu	
EB3h to EEFh	—	Unimplemented								_	_

|

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: Unimplemented on PIC16LF1777/8/9.

3: Unimplemented on PIC16(L)F1778.

7.6 Register Definitions: Interrupt Control

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

1 = Enables a 0 = Disables a PEIE: Periphe	TMR0IE W = Writable I x = Bit is unkn '0' = Bit is clea nterrupt Enable Il active interru all interrupts	own ared bit		TMR0IF nented bit, read at POR and BOI		IOCIF ⁽¹⁾ bit 0
GIE: Global Ir 1 = Enables a 0 = Disables a PEIE: Periphe	x = Bit is unkn '0' = Bit is clea nterrupt Enable Il active interru	own ared bit				
GIE: Global Ir 1 = Enables a 0 = Disables a PEIE: Periphe	x = Bit is unkn '0' = Bit is clea nterrupt Enable Il active interru	own ared bit				ther Resets
GIE: Global Ir 1 = Enables a 0 = Disables a PEIE: Periphe	x = Bit is unkn '0' = Bit is clea nterrupt Enable Il active interru	own ared bit				ther Resets
GIE: Global Ir 1 = Enables a 0 = Disables a PEIE: Periphe	x = Bit is unkn '0' = Bit is clea nterrupt Enable Il active interru	own ared bit				ther Resets
GIE: Global Ir 1 = Enables a 0 = Disables a PEIE: Periphe	'0' = Bit is clea nterrupt Enable Il active interru	bit	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
1 = Enables a 0 = Disables a PEIE: Periphe	nterrupt Enable Il active interru	bit				
1 = Enables a 0 = Disables a PEIE: Periphe	Il active interru					
0 = Disables a		pts				
	eral Interrupt Er Il active periph all peripheral in	eral interrupts	3			
TMR0IE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt						
INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt						
IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change						
TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed						
INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred						
1 = When at le	east one of the	interrupt-on-	change pins ch			
	NTE: INT Ext = Enables th = Disables t OCIE: Interru = Enables t = Disables t TMR0IF: Time = TMR0 reg = TMR0 reg = TMR0 reg NTF: INT Ext = The INT e = The INT e	NTE: INT External Interrupt = Enables the INT external = Disables the INT external OCIE: Interrupt-on-Change = Enables the interrupt-on = Disables the interrupt-on TMR0IF: Timer0 Overflow In = TMR0 register has overfl = TMR0 register has overfl = TMR0 register did not ov NTF: INT External Interrupt = The INT external interrupt	 NTE: INT External Interrupt Enable bit Enables the INT external interrupt Disables the INT external interrupt OCIE: Interrupt-on-Change Enable bit Enables the interrupt-on-change Disables the interrupt-on-change TMR0IF: Timer0 Overflow Interrupt Flag bit TMR0 register has overflowed TMR0 register did not overflow NTF: INT External Interrupt Flag bit The INT external interrupt occurred The INT external interrupt did not occured The INT external interrupt did not occured When at least one of the interrupt-on-change pins 	 NTE: INT External Interrupt Enable bit = Enables the INT external interrupt = Disables the INT external interrupt OCIE: Interrupt-on-Change Enable bit = Enables the interrupt-on-change = Disables the interrupt-on-change MROIF: Timer0 Overflow Interrupt Flag bit = TMR0 register has overflowed = TMR0 register did not overflow NTF: INT External Interrupt Flag bit = The INT external interrupt did not occur OCIF: Interrupt-on-Change Interrupt Flag bit⁽¹⁾ = When at least one of the interrupt-on-change pins have changed 	 NTE: INT External Interrupt Enable bit = Enables the INT external interrupt = Disables the INT external interrupt OCIE: Interrupt-on-Change Enable bit = Enables the interrupt-on-change = Disables the interrupt-on-change MROIF: Timer0 Overflow Interrupt Flag bit = TMR0 register has overflowed = TMR0 register did not overflow NTF: INT External Interrupt Flag bit = The INT external interrupt did not occur OCIF: Interrupt-on-Change Interrupt Flag bit⁽¹⁾ = When at least one of the interrupt-on-change pins changed state = None of the interrupt-on-change pins have changed state 	NTE: INT External Interrupt Enable bit = Enables the INT external interrupt OCIE: Interrupt-on-Change Enable bit = Enables the interrupt-on-change = Disables the interrupt-on-change TMROIF: Timer0 Overflow Interrupt Flag bit = TMR0 register has overflowed = TMR0 register did not overflow NTF: INT External Interrupt Flag bit = The INT external interrupt occurred = The INT external interrupt did not occur OCIF: Interrupt-on-Change Interrupt Flag bit ⁽¹⁾ = When at least one of the interrupt-on-change pins changed state

Note 1: The IOCIF Flag bit is read-only and cleared when all the interrupt-on-change flags in the IOCxF registers have been cleared by software.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CCP8IE ⁽¹⁾	CCP7IE	COG4IE	COG3IE	C8IE ⁽¹⁾	C7IE ⁽¹⁾	C6IE	C5IE
bit 7							bit 0
Legend: R = Readable t	.:+	W = Writable	hit.		nantad hit raad		
		x = Bit is unkr			nented bit, read at POR and BO		ther Beeste
u = Bit is uncha '1' = Bit is set	ingeu	x = Bit is unki'0' = Bit is clear			at FOR and BO	R/Value at all 0	Inel Resels
I = BILIS SEL			areu				
bit 7	CCP8IF: CC	P8 Interrupt En	able bit(1)				
		the CCP8 inter					
		the CCP8 inter					
bit 6	CCP7IE: CC	P7 Interrupt En	able bit				
		the CCP7 inter					
		the CCP7 inter	•				
bit 5		G4 Auto-Shutd	•	Enable bit			
	 1 = COG4 interrupt enabled 0 = COG4 interrupt disabled 						
hit 1		•		Enchla hit			
bit 4		G3 Auto-Shutd nterrupt enabled	•				
		nterrupt disabled					
bit 3		arator C8 Interro		1)			
		the Comparato					
		the Comparate					
bit 2	C7IE: Compa	arator C7 Interru	upt Enable bit ⁽	1)			
		the Comparato					
		the Comparato					
bit 1	•	arator C6 Interru	•				
		the Comparato the Comparato					
bit 0		arator C5 Interru					
*	•	the Comparato					
		the Comparato					


REGISTER 7-6: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

EXAMPLE 10-2: ERASING ONE ROW OF PROGRAM MEMORY


- ; This row erase routine assumes the following:
- ; 1. A valid address within the erase row is loaded in ADDRH:ADDRL

; 2. ADDRH and ADDRL are located in shared data memory $0\,\mathrm{x}70$ - $0\,\mathrm{x}7F$ (common RAM)

	BCF BANKSEL MOVF MOVWF MOVWF BCF BSF DSF	INTCON, GIE PMADRL ADDRL,W PMADRL ADDRH,W PMADRH PMCON1,CFGS PMCON1,FREE	<pre>; Disable ints so required sequences will execute properly ; Load lower 8 bits of erase address boundary ; Load upper 6 bits of erase address boundary ; Not configuration space ; Specify an erase operation ; Enable writes</pre>
Required Sequence	BSF MOVLW MOVWF MOVWF BSF NOP NOP BCF	PMCON1,WREN 55h PMCON2 0AAh PMCON2 PMCON1,WR PMCON1,WR	<pre>; Enable Writes ; Start of required sequence to initiate erase ; Write 55h ; ; Write AAh ; Set WR bit to begin erase ; NOP instructions are forced as processor starts ; row erase of program memory. ; ; ; The processor stalls until the erase process is complete ; after erase processor continues with 3rd instruction ; Disable writes</pre>
	BSF	INTCON, GIE	; Enable interrupts







18.7 Register Definitions: DAC Control

Long bit name prefixes for the 10-bit DAC peripherals are shown in Table 18-2. Refer to **Section 1.1** "**Register and Bit naming conventions**" for more information

TABLE 18-2:

Peripheral	Bit Name Prefix
DAC1	DAC1
DAC2	DAC2
DAC5	DAC5
DAC6 ⁽¹⁾	DAC6

Note 1: PIC16(L)F1777/9 only.


REGISTER 18-1: DACxCON0: DAC CONTROL REGISTER 0

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| EN | FM | OE1 | OE2 | PSS | <1:0> | NSS | <1:0> |
| bit 7 | | | | | | | bit 0 |


Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	EN: DAC Enable bit
	1 = DACx is enabled
	0 = DACx is disabled
bit 6	FM: DAC Reference Format bit
	1 = DACx reference selection is left justified
	0 = DACx reference selection is right justified
bit 5	OE1: DAC Voltage Output Enable bit
	1 = DACx voltage level is also an output on the DACxOUT1 pin
	0 = DACx voltage level is disconnected from the DACxOUT1 pin
bit 4	OE2: DAC Voltage Output Enable bit
	1 = DACx voltage level is also an output on the DACxOUT2 pin
	0 = DACx voltage level is disconnected from the DACxOUT2 pin
bit 3-2	PSS<1:0>: DAC Positive Source Select bits
	11 = DACxREF1+ (DAC5/6) or Reserved (DAC1/2)
	10 = FVR_buffer2
	01 = DACxREF0+
	00 = VDD
bit 1-0	NSS<1:0>: DAC Negative Source Select bit
	11 = Reserved. Do not use.
	10 = DACxREF1 - (DAC5/6) or Reserved (DAC1/2)
	01 = DACxREF0
	00 = Agnd(AVss)

FIGURE 26-8: INDEPENDENT RUN MODE TIMING DIAGRAM



C16(L)F1777/8/9



27.3 Modes of Operation

27.3.1 STEERED PWM MODES

In Steered PWM mode, the PWM signal derived from the input event sources is output as a single phase PWM which can be steered to any combination of the four COG outputs. Output steering takes effect on the instruction cycle following the write to the COGxSTR register.

Synchronous Steered PWM mode is identical to the Steered PWM mode except that changes to the output steering take effect on the first rising event after the COGxSTR register write. Static output data is not synchronized.

Steering mode configurations are shown in Figure 27-2 and Figure 27-3.

Steered PWM and Synchronous Steered PWM modes are selected by setting the MD<2:0> bits of the COGxCON0 register (Register 27-1) to '000' and '001', respectively.

27.3.2 FULL-BRIDGE MODES

In both Forward and Reverse Full-Bridge modes, two of the four COG outputs are active and the other two are inactive. Of the two active outputs, one is modulated by the PWM input signal and the other is on at 100% duty cycle. When the direction is changed, the dead-band time is inserted to delay the modulated output. This gives the unmodulated driver time to shut down, thereby, preventing shoot-through current in the series connected power devices.


In Forward Full-Bridge mode, the PWM input modulates the COGxD output and drives the COGA output at 100%.

In Reverse Full-Bridge mode, the PWM input modulates the COGxB output and drives the COGxC output at 100%.

The full-bridge configuration is shown in Figure 27-4. Typical full-bridge waveforms are shown in Figure 27-12 and Figure 27-13.

Full-Bridge Forward and Full-Bridge Reverse modes are selected by setting the MD<2:0> bits of the COGxCON0 register to '010' and '011', respectively.





bit 7							bit 0
RSIM7	RSIM6	RSIM5	RSIM4	RSIM3	RSIM2	RSIM1	RSIM0
R/W-0/0							

REGISTER 27-5: COGxRSIM0: COG RISING EVENT SOURCE INPUT MODE REGISTER

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-0
RSIM<7:0>: Rising Event Input Source <n> Mode bits⁽¹⁾. See Table 27-5.
RIS<n> = 1:
1 = Source <n> output low-to-high transition will cause a rising event after rising event phase delay
0 = Source <n> output high level will cause an immediate rising event
RIS<n> = 0:
Source <n> output has no effect on rising event

Note 1: Any combination of <n> bits can be selected.

REGISTER 27-6: COGxRSIM1: COG RISING EVENT SOURCE INPUT MODE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RSIM15 | RSIM14 | RSIM13 | RSIM12 | RSIM11 | RSIM10 | RSIM9 | RSIM8 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

 bit 15-8
 RSIM<15:8>: Rising Event Input Source <n> Mode bits⁽¹⁾. See Table 27-5.

 RIS<n> = 1:
 1 = Source <n> output low-to-high transition will cause a rising event after rising event phase delay

 0 = Source <n> output high level will cause an immediate rising event

 RIS<n> = 0:

 Source <n> output has no effect on rising event

Note 1: Any combination of <n> bits can be selected.

REGISTER 27-16: COGxBLKR: COG RISING EVENT BLANKING COUNT REGISTER

U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
			BLKF	R<5:0>			
	·					bit 0	
bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
anged	x = Bit is unkr	iown	-n/n = Value at POR and BOR/Value at all other Re			ther Resets	
	'0' = Bit is clea	ared	q = Value depends on condition				
	U-0	bit W = Writable anged x = Bit is unkr	bit W = Writable bit	bit W = Writable bit U = Unimplen anged x = Bit is unknown -n/n = Value a	BLKR<5:0> bit W = Writable bit U = Unimplemented bit, read anged x = Bit is unknown -n/n = Value at POR and BO	BLKR < 5:0 > bit W = Writable bit U = Unimplemented bit, read as '0' anged x = Bit is unknown -n/n = Value at POR and BOR/Value at all or	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 BLKR<5:0>: Rising Event Blanking Count Value bits

= Number of COGx clock periods to inhibit falling event inputs

REGISTER 27-17: COGxBLKF: COG FALLING EVENT BLANKING COUNT REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
			BLKF<5:0>					
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-0 BLKF<5:0>: Falling Event Blanking Count Value bits

= Number of COGx clock periods to inhibit rising event inputs

REGISTER 30-2: PRGxCON1: PROGRAMMABLE RAMP GENERATOR CONTROL 1 REGISTER

U-0	U-0	U-0	U-0	U-0	R-0	R/W-0/0	R/W-0/0	
_	—	—	_	—	RDY	FPOL	RPOL	
bit 7							bit (
Legend:								
R = Readable	bit	W = Writable b	it	U = Unimplem	ented bit, read as	s 'O'		
u = Bit is unch	anged	anged x = Bit is unknown -n/n = Value at POR and BOR/Va			Value at all other I	Resets		
'1' = Bit is set		'0' = Bit is clear	red	q = value depends on configuration bits				
bit 7-3	Unimplemente	ed: Read as '0'						
bit 2	1 = PRG is re	RDY: Slope Generator Ready Status bit 1 = PRG is ready 0 = PRG is not ready						
bit 1	FPOL: Fall Event Polarity Select bit 1 = Set_falling timing input is active-low 0 = Set falling timing input is active-high							
bit 0	RPOL: Rise Ev	ent Polarity Sele	ect bit					

REGISTER 30-3: PRGxINS: VOLTAGE INPUT SELECT REGISTER

1 = Set_rising timing input is active-low0 = Set_rising timing input is active-high

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	_	—	—	INS<3:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = value depends on configuration bits

bit 7-4 Unimplemented: Read as '0'


bit 3-0 **INS<3:0>:** Voltage Input Select bits Selects source of voltage level at which the ramp starts. See Table 30-3.

TABLE 30-3: VOLTAGE INPUT SOURCES

INS<2:0>	PRG1 Voltage Source	PRG2 Voltage Source	PRG3 Voltage Source	PRG4 Voltage Source ⁽²⁾
1010-1111	Reserved	Reserved	Reserved	Reserved
1001 (1)	Switched PRG1IN1/OPA2OUT	Switched PRG1IN1/OPA2OUT	Switched PRG3IN1/OPA4OUT ⁽²⁾	Switched PRG4IN1/OPA3OUT
1000 (1)	Switched PRG1IN0/OPA1OUT	Switched PRG1IN0/OPA1OUT	Switched PRG3IN0/OPA3OUT	Switched PRG4IN0/OPA4OUT
0111	Reserved	Reserved	Reserved	Reserved
0110	DAC4_output	DAC4_output	DAC8_output ⁽²⁾	DAC8_output
0101	DAC3_output	DAC3_output	DAC7_output	DAC7_output
0100	DAC2_output	DAC2_output	DAC6_output ⁽²⁾	DAC6_output
0011	DAC1_output	DAC1_output	DAC5_output	DAC5_output
0010	FVR_buffer1	FVR_buffer1	FVR_buffer2	FVR_buffer2
0001	PRG1IN1/OPA2OUT	PRG2IN1/OPA1OUT	PRG3IN1/OPA4OUT ⁽²⁾	PRG4IN1/OPA3OUT
0000	PRG1IN0/OPA1OUT	PRG2IN0/OPA2OUT	PRG3IN0/OPA3OUT	PRG4IN0/OPA4OUT

Note 1: Input source is switched off when op amp override is forcing tri-state. See Section 29.3 "Override

Control". 2: PIC16(L)F1777/9 only.



32.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 32-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 32.5.6.2 "10-bit Addressing Mode"** for more detail.

32.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an I^2C slave in 7-bit Addressing mode. Figure 32-14 and Figure 32-15 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- Slave drives SDA low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

32.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 32-16 displays a module using both address and data holding. Figure 32-17 includes the operation with the SEN bit of the SSPxCON2 register set.

- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the eighth falling edge of SCL.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to <u>determine</u> if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an \overline{ACK} , not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPxIF.

Note: SSPxIF is still set after the ninth falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set

- 11. SSPxIF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and interrupt on Stop detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.




FIGURE 32-15: I²C SLAVE, 7-BIT ADDRESS, RECEPTION (SEN = 1, AHEN = 0, DHEN = 0)

PIC16(L)F1777/8/9

34.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP™ refer to the "*PIC16(L)F177X Memory Programming Specification*" (DS40001792).

34.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

34.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC[®] Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 6.5 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

34.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 34-1.





Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 34-2.

For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 34-3 for more information.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 37-31: IDD, HS Oscillator, 32 MHz (8 MHz + 4x PLL), PIC16F1777/8/9 Only.




FIGURE 37-32: IPD Base, LP Sleep Mode, PIC16LF1777/8/9 Only.




FIGURE 37-33: IPD Base, LP Sleep Mode (VREGPM = 1), PIC16F1777/8/9 Only.




FIGURE 37-34: IPD, Watchdog Timer (WDT), PIC16LF1777/8/9 Only.




FIGURE 37-35: IPD, Watchdog Timer (WDT), PIC16F1777/8/9 Only.





FIGURE 37-36: IPD, Fixed Voltage Reference (FVR), ADC, PIC16LF1777/8/9 Only.

39.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		.100 BSC	
Top to Seating Plane	A	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B