

RECERCIC

22222

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1777t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABI	_E 4	F:	4	0/44	1-PIN	ALLOCA	TION TA	BLE (PI	C16(L)	F17	(1//9) (C		NUED	)		•	1				1		
0/1	40-Pin PDIP	40-Pin (U)QFN	44-Pin TQFP	44-Pin QFN	ADC	VREF	DAC	Op Amp	Comparator	CD	PRG	Timers	PWM	ССР	900	CLC	Modulator	EUSART	MSSP	Interrupt	Squ-lluq	High Current	Basic
RB5	38	13	15	15	AN13	DAC5REF1- DAC7REF1-	-	-	C4IN2-	_	-	-	_	CCP7 <sup>(1)</sup>	_	-	MD3MOD <sup>(1)</sup>	_	—	IOC	Y	-	—
RB6	39	14	16	16	-	DAC5REF1+ DAC7REF1+	-	-	C4IN1+	_	-	-	_	-	_	CLCIN2 <sup>(1)</sup>	—	_	—	IOC	Y	_	ICSPCLK
RB7	40	15	17	17	_	_	DAC10UT2 DAC20UT2 DAC30UT2 DAC40UT2 DAC50UT2 DAC60UT2 DAC60UT2 DAC70UT2 DAC80UT2	_	C5IN1+		_	T6IN <sup>(1)</sup>	_	_	_	CLCIN3 <sup>(1)</sup>	_	_	_	IOC	Y	_	ICSPDAT
RC0	15	30	32	34	-	_	DAC5OUT1		-	_	-	T1CKI <sup>(1)</sup> T3CKI <sup>(1)</sup> T3G <sup>(1)</sup> SOSCO	-		_	-	_	_	-	IOC	Y	-	-
RC1	16	31	35	35	_	—	DAC7OUT1	_	_	-	PRG2R <sup>(1)</sup>	SOSCI	_	CCP2 <sup>(1)</sup>	_	_	_	_	_	IOC	Y	_	_
RC2	17	32	36	36	AN14	—	—	—	C5IN2- C6IN2-	-	PRG2F <sup>(1)</sup>	-	-	CCP1 <sup>(1)</sup>		—	-		—	IOC	Y	—	—
RC3	18	33	37	37	AN15	_	_	_			_	T2IN <sup>(1)</sup>	_	_		_	MD2CL <sup>(1)</sup>		SCL	IOC	Y	_	_
RC4	23	38	42	42	AN16	—	-	—	C5IN3- C6IN3-	-	PRG3R <sup>(1)</sup>	T8IN <sup>(1)</sup>	-	-	_	—	MD2CH <sup>(1)</sup>	-	SDA	IOC	Y	-	-
RC5	24	39	43	43	AN17	_	_	OPA3IN0+	_	-	PRG3F <sup>(1)</sup>	T4IN <sup>(1)</sup>	_	_	_	_	MD2MOD <sup>(1)</sup>	_	_	IOC	Y	_	_
RC6	25	40	44	44	AN18	_	—	OPA3OUT OPA4IN1+ OPA4IN1-	C5IN1- C6IN1- C7IN1- C8IN1-		PRG3IN0 PRG4IN1	_	_	_	-	-	—		—	IOC	Y	_	_
RC7	26	1	1	1	AN19	_	_	OPA3IN0-	_		—	—	_	—		—	—		—	IOC	Y	—	—
RD0	19	34	38	38	AN20	_	_	OPA4IN0+		I	—	_	—	—		_	—		_	_	Y	—	_
RD1	20	35	39	39	AN21	_	_	OPA4OUT OPA3IN1+ OPA3IN1-	C1IN4- C2IN4- C3IN4- C4IN4- C5IN4- C6IN4- C7IN4- C8IN4-		PRG3IN1 PRG4IN0	_	_	_	_	_	_	_	_	_	Y	_	_
RD2	21	36	40	40	AN22	—	DAC4OUT1	OPA4IN0-	_	_	_	—	_	_	_	—	_	_	—	—	Y	_	_
RD3	22	37	41	41	AN23	—	_	_	C8IN2-	_	—	—	_	—		—	—		_	_	Y	_	_
RD4	27	2	2	2	AN24	—	_	_	C7IN2-		—	—	—	—	_	—	_	_	_	-	Y	—	-
RD5	28	3	3	3	AN25	—	-	—	C7IN3- C8IN3-		—	—	_	—		—	—		—		Y	_	-
RD6	29	4	4	4	AN26	_	—	_	C7IN1+	_	_	_	_	_	_	_	_	_	—	_	Y	_	_
RD7	30	5	5	5	AN27	_	_	_	C8IN1+		_	_	_	_	_	_		_	_		Y	_	-

#### 40/44-PIN ALLOCATION TABLE (PIC16/L)E1777/0) (CONTINUED)

© 2015-2016 Microchip Technology Inc.

Note 1:

Default peripheral input. Input can be moved to any other pin with the PPS input selection register. All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections. 2: 3:

PIC16(L)F1777/8/9

											Ре	riph	nera	Inp	ut										
Peripheral Output	ADC Trigger	COG Clock	COG Rising/Falling	COG Shutdown	10-bit DAC	5-bit DAC	<b>PRG Analog Input</b>	<b>PRG Rising/Falling</b>	Comparator +	Comparator -	CLC	DSM CH	DSM CL	DSM Mod	Op Amp +	Op Amp -	Op Amp Override	10-bit PWM	16-bit PWM	<b>CCP</b> Capture	CCP Clock	Timer2/4/6/8 Clock	Timer2/4/6/8 Reset	Timer1/3/5 Gate	Timer0 Clock
FVR					•	•	٠		٠	٠					•	•									
ZCD											•						•					•			
PRG									•						•	•									
10-bit DAC							•		•						•	•									
5-bit DAC							•		•						•	•									
CCP	•		٠					٠			٠	٠	•	٠			•						•		
Comparator (sync)	•							•			•						•			•			•	•	
Comparator (async)			•	•										•											
CLC	•		•	•							•	•	•	•			•			•		•	•		
DSM																									
COG																	•								
EUSART TX/CK											•			•											
EUSART DT											•			•											
MSSP SCK/SCL											•			•											
MSSP SDO/SDA											•			•											
Op Amp							•																		
10-bit PWM	•		•					•			•	•	•	•			•						•		
16-bit PWM	•		•					•			•	•	•	•			•						•		
Timer0 overflow	•										•													•	
Timer2 = T2PR				٠							•							•			•		•		
Timer4 = T4PR				٠							•							•			•		•		
Timer6 = T6PR				•							•							•			•		•		
Timer8 = T8PR				•							•							•			•		•		
Timer2 Postscale	•			•							•							•			•		•		
Timer4 Postscale	•			•							•							•			•		•		
Timer6 Postscale	•			•							•							•			•		•		
Timer8 Postscale	•			٠							•							•			•		•		
Timer1 overflow	٠										•							•			•				
Timer3 overflow	•										•							•			•				
Timer5 overflow	•										•							•			•				
SOSC																			•			٠			
Fosc/4		٠																				•			
Fosc		•									•	•	•						•			٠			
HFINTOSC		•									•	•	•						•			٠			
LFINTOSC											•								•			•			
MFINTOSC																						٠			
IOCIF											•									•	•				
PPS Input pin			•	٠				•				•	•	•						•	•	•	•	•	•

TABLE 1-4: PERIPHERAL CONNECTION MATRIX

#### TABLE 3-8: PIC16(L)F1778 MEMORY MAP, BANK 16-23

	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	Core Registers (Table 3-2)	880h	Core Registers (Table 3-2)	900h	Core Registers (Table 3-2)	980h	Core Registers (Table 3-2)	A00h	Core Registers (Table 3-2)	A80h	Core Registers (Table 3-2)	B00h	Core Registers (Table 3-2)	B80h	Core Registers (Table 3-2)
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh	
80Ch	_	88Ch		90Ch	CM4CON0	98Ch		A0Ch		A8Ch		B0Ch		B8Ch	
80Dh	COG3PHR			90Dh	CM4CON1										
80Eh	COG3PHF			90Eh	CM4NSEL										
80Fh	COG3BLKR			90Fh	CM4PSEL										
810h	COG3BLKF			910h	CM5CON0										
811h	COG3DBR			911h	CM5CON1										
812h	COG3DBF			912h	CM5NSEL										
813h	COG3CON0			913h	CM5PSEL										
814h	COG3CON1		11.1.1.1.1.1.1.1.1.1.1	914h	CM6CON0				11.1.1.1.1.1.1.1.1.1.1		11.1		11.1.1.1.1.1.1.1.1.1.1		11.1.1.1.1.1.1.1.1.1.1
815h	COG3RIS0		Unimplemented Read as '0'	915h	CM6CON1		Unimplemented Read as '0'								
816h	COG3RIS1 COG3RSIM0			916h 917h	CM6NSEL CM6PSEL				ricad as 0				ricad as 0		Nedd d3 0
817h 818h	COG3RSIM0 COG3RSIM1			917n 918h	CM6PSEL										
819h	COG3R3IMT			91011											
81Ah	COG3FIS1														
81Bh	COG3FSIM0				Unimplemented										
81Ch	COG3FSIM1				Read as '0'										
81Dh	COG3ASD0				ittead as 0										
81Eh	COG3ASD1														
81Fh	COG3STR	89Fh		91Fh		99Fh		A1Fh		A9Fh		B1Fh		B9Fh	
820h		8A0h		920h		9A0h		A20h		AA0h		B20h		BA0h	
	General Purpose Register 48 Bytes		General Purpose Register 48 Bytes		General Purpose Register 48 Bytes		General Purpose Register 48 Bytes		General Purpose Register 48 Bytes		General Purpose Register 48 Bytes		General Purpose Register 48 Bytes		General Purpose Register 48 Bytes
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h		8F0h		970h		9F0h		A70h		AF0h		B70h		BF0h	
	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
87Fh		8FFh		97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	

Legend: = Unimplemented data memory locations, read as '0'.

DS40001819B-page 47

1

#### TABLE 3-18: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

						- /					
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank	¢ 9	_								_	
48Ch to 48Dh	_	Unimplemented								-	—
48Eh	ADRESL	ADC Result Regis	ster Low							XXXX XXXX	uuuu uuuu
48Fh	ADRESH	ADC Result Regis	ster High							XXXX XXXX	uuuu uuuu
490h	ADCON0			CHS	<5:0>			GO/DONE	ADON	0000 0000	0000 0000
491h	ADCON1	ADFM		ADCS<2:0>		—	ADNREF	ADPRE	F<1:0>	0000 -000	0000 -000
492h	ADCON2	—	_			00 0000	00 0000				
493h	T2TMR	Holding Register f	or the 8-bit TMR2	Register		0000 0000	0000 0000				
494h	T2PR	TMR2 Period Reg	jister							1111 1111	1111 1111
495h	T2CON	ON		CKPS<2:0>			OUTP	S<3:0>		0000 0000	0000 0000
496h	T2HLT	PSYNC	CKPOL	CKSYNC			MODE<4:0>			0000 0000	0000 0000
497h	T2CLKCON	_			—		CS<	:3:0>		0000	0000
498h	T2RST	_					RSEL<4:0>			0 0000	0 0000
499h		Unimplemented								—	_
49Ah	T8TMR	Holding Register f	or the 8-bit TMR8	Register						0000 0000	0000 0000
49Bh	T8PR	TMR8 Period Reg	jister							1111 1111	1111 1111
49Ch	T8CON	ON		CKPS<2:0>			OUTP	S<3:0>		0000 0000	0000 0000
49Dh	T8HLT	PSYNC	CKPOL	CKSYNC			MODE<4:0>			0000 0000	0000 0000
49Eh	T8CLKCON	_		_	—		CS<	:3:0>		0000	0000
49Fh	T8RST	_	_	_			RSEL<4:0>			0 0000	0 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

**Note 1:** Unimplemented, read as '1'.

2: Unimplemented on PIC16LF1777/8/9.

**3:** Unimplemented on PIC16(L)F1778.

### 5.6 Register Definitions: Oscillator Control

#### REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLEN		IRCF	<3:0>		_	SCS	<1:0>
bit 7							bit 0
Legend:							
R = Readat		W = Writable		•	nented bit, rea		
u = Bit is ur	0	x = Bit is unkr		-n/n = Value a	at POR and BC	OR/Value at all	other Resets
'1' = Bit is s	set	'0' = Bit is cle	ared				
bit 7	$\frac{\text{If PLLEN in}}{\text{SPLLEN bit}}$ $\frac{\text{If PLLEN in}}{1 = 4x \text{ PLL}}$ $0 = 4x \text{ PLL}$	is disabled	′ <u>ords = 1</u> : LL is always e ′ <u>ords = 0</u> :		to oscillator re	equirements)	
bit 6-3	1111 = 16 1110 = 8 M 1101 = 4 M 1100 = 2 M 1011 = 1 M 1010 = 500 1001 = 250 1000 = 125 0111 = 500 0110 = 250 0110 = 250 0101 = 125 0100 = 62.	1Hz or 32 MHz H 1Hz HF 1Hz HF 0 kHz HF <sup>(1)</sup> 0 kHz HF <sup>(1)</sup> 0 kHz HF <sup>(1)</sup> 0 kHz MF (defau 0 kHz MF 5 kHz MF 5 kHz MF 25 kHz HF <sup>(1)</sup> 25 kHz MF	ΗF <sup>(2)</sup>				
bit 2	Unimpleme	nted: Read as '	0'				
bit 1-0	1x = Interna 01 = Second	System Clock S I oscillator block dary oscillator determined by F		Configuration W	/ords		
2: 3	Duplicate frequer 32 MHz when SF	-		tion 5.2.2.6 "32	MHz Internal	Oscillator Fre	quency

2: 32 MHz when SPLLEN bit is set. Refer to Section 3 Selection".

FIGURE 6-3:	RESET START-UP SEQUENCE
Internal POR	
Power-up Timer	
MCLR	
Internal RESET	
	Oscillator Modes
External Crystal	
Oscillator Start-up Timer	
Oscillator Fosc	
Internal Oscillator	
Oscillator	
Fosc	
External Clock (EC)	
CLKIN	
Fosc	

#### 10.6 Register Definitions: Flash Program Memory Control

#### REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

	<b>D</b> 4 4 4						
R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PMD	AT<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	oit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **PMDAT<7:0>**: Read/write value for Least Significant bits of program memory

#### REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			PMDA	T<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0 **PMDAT<13:8>**: Read/write value for Most Significant bits of program memory

#### REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0							
PMADR<7:0>														
bit 7	bit 7 bit 0													

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 PMADR<7:0>: Specifies the Least Significant bits for program memory address

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
_	—	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	
bit 7						•	bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

#### REGISTER 11-4: ANSELA: PORTA ANALOG SELECT REGISTER

bit 7-6	Unimplemented: Read as '0'
bit 5-0	ANSA<5:0>: Analog Select between Analog or Digital Function on pins RA<5:0>
	1 = Analog input. Pin is assigned as analog input <sup>(1)</sup> . Digital input buffer disabled.
	0 = Digital I/O. Pin is assigned to port or digital special function.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

#### REGISTER 11-5: WPUA: WEAK PULL-UP PORTA REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUA7   | WPUA6   | WPUA5   | WPUA4   | WPUA3   | WPUA2   | WPUA1   | WPUA0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 WPUA<7:0>: Weak Pull-up Register bits<sup>(1),(2)</sup>

- 1 = Pull-up enabled
- 0 = Pull-up disabled
- Note 1: Global WPUEN bit of the OPTION\_REG register must be cleared for individual pull-ups to be enabled.
  - **2:** The weak pull-up device is automatically disabled if the pin is configured as an output.

bit 7

#### REGISTER 11-14: ODCONB: PORTB OPEN-DRAIN CONTROL REGISTER

bit 7-0 **ODB<7:0>:** PORTB Open-Drain Enable bits For RB<7:0> pins

'1' = Bit is set

1 = Port pin operates as open-drain drive (sink current only)

0 = Port pin operates as standard push-pull drive (source and sink current)

#### REGISTER 11-15: SLRCONB: PORTB SLEW RATE CONTROL REGISTER

'0' = Bit is cleared

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SLRB7   | SLRB6   | SLRB5   | SLRB4   | SLRB3   | SLRB2   | SLRB1   | SLRB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SLRB<7:0>: PORTB Slew Rate Enable bits

For RB<7:0> pins

1 = Port pin slew rate is limited

0 = Port pin slews at maximum rate

#### REGISTER 11-16: INLVLB: PORTB INPUT LEVEL CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLB7 | INLVLB6 | INLVLB5 | INLVLB4 | INLVLB3 | INLVLB2 | INLVLB1 | INLVLB0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

INLVLB<7:0>: PORTB Input Level Select bits

For RB<7:0> pins

1 = Port pin digital input operates with ST thresholds

0 = Port pin digital input operates with TTL thresholds

#### 12.3 Bidirectional Pins

PPS selections for peripherals with bidirectional signals on a single pin must be made so that the PPS input and PPS output select the same pin. Peripherals that have bidirectional signals include:

- EUSART (synchronous operation)
- MSSP (I<sup>2</sup>C)

**Note:** The I<sup>2</sup>C default input pins are I<sup>2</sup>C and SMBus compatible and are the only pins on the device with this compatibility.

#### 12.4 PPS Lock

The PPS includes a mode in which all input and output selections can be locked to prevent inadvertent changes. PPS selections are locked by setting the PPSLOCKED bit of the PPSLOCK register. Setting and clearing this bit requires a special sequence as an extra precaution against inadvertent changes. Examples of setting and clearing the PPSLOCKED bit are shown in Example 12-1.

EXAMPLE 12-1: PPS LOCK/UNLOCK SEQUENCE

; suspend interrupts	
bcf INTCON,GIE	
; BANKSEL PPSLOCK ; set bank	
; required sequence, next 5 instructions	
movlw 0x55	
movwf PPSLOCK	
movlw 0xAA	
movwf PPSLOCK	
; Set PPSLOCKED bit to disable writes or	
; Clear PPSLOCKED bit to enable writes	
bsf PPSLOCK, PPSLOCKED	
; restore interrupts	
bsf INTCON,GIE	

#### 12.5 PPS Permanent Lock

The PPS can be permanently locked by setting the PPS1WAY Configuration bit. When this bit is set, the PPSLOCKED bit can only be cleared and set one time after a device Reset. This allows for clearing the PPSLOCKED bit so that the input and output selections can be made during initialization. When the PPSLOCKED bit is set after all selections have been made, it will remain set and cannot be cleared until after the next device Reset event.

#### 12.6 Operation During Sleep

PPS input and output selections are unaffected by Sleep.

#### 12.7 Effects of a Reset

A device Power-on Reset (POR) clears all PPS input and output selections to their default values. All other Resets leave the selections unchanged. Default input selections are shown in Table 12-1.

#### REGISTER 13-10: IOCEP: INTERRUPT-ON-CHANGE PORTE POSITIVE EDGE REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0	U-0		
—	—			IOCEP3	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at POR at POR and BOR/Value at POR at PO				R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-4	Unimplemen	ted: Read as '	כ'						
bit 3 <b>IOCEP3:</b> Interrupt-on-Change PORTE Pos 1 = Interrupt-on-Change enabled on the pin be set upon detecting an edge. 0 = Interrupt-on-Change disabled for the a				oin for a positiv	e going edge. IC	OCEFx bit and	IOCIF flag will		
bit 2-0	Unimplemen	ted: Read as '	כי						

#### REGISTER 13-11: IOCEN: INTERRUPT-ON-CHANGE PORTE NEGATIVE EDGE REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0	U-0	
—	_			IOCEN3			—	
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	<ul> <li>IOCEN3: Interrupt-on-Change PORTE Negative Edge Enable bits</li> <li>1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCEFx bit and IOCIF flag will be set upon detecting an edge.</li> <li>0 = Interrupt-on-Change disabled for the associated pin.</li> </ul>
bit 2-0	Unimplemented: Read as '0'

#### **19.3 Comparator Hysteresis**

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the HYS bit of the CMxCON0 register.

See Comparator Specifications in Table 36-19: Comparator Specifications for more information.

#### **19.4 Timer1 Gate Operation**

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 22.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

#### 19.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from a comparator can be synchronized with Timer1 by setting the SYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 19-2) and the Timer1 Block Diagram (Figure 22-1) for more information.

#### **19.5 Comparator Interrupt**

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (INTP and/or INTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- ON and POL bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- INTP bit of the CMxCON1 register (for a rising edge detection)
- INTN bit of the CMxCON1 register (for a falling edge detection)
- PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

**Note:** Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the POL bit of the CMxCON0 register, or by switching the comparator on or off with the ON bit of the CMxCON0 register.

### 19.6 Comparator Positive Input Selection

Configuring the PCH<3:0> bits of the CMxPSEL register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · CxIN+ analog pin
- Programmable ramp generator output
- DAC output
- FVR (Fixed Voltage Reference)
- Vss (Ground)

See **Section 14.0** "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

### 19.7 Comparator Negative Input Selection

The NCH<3:0> bits of the CMxNSEL register direct an analog input pin and internal reference voltage or analog ground to the inverting input of the comparator:

- CxIN- pin
- FVR (Fixed Voltage Reference)
- Analog Ground

Some inverting input selections share a pin with the operational amplifier output function. Enabling both functions at the same time will direct the operational amplifier output to the comparator inverting input.

**Note:** To use CxINy+ and CxINy- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

#### REGISTER 23-4: TxRST: TIMERx EXTERNAL RESET SIGNAL SELECTION REGISTER

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	-	-			RSEL<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RSEL<4:0>:** TimerX External Reset Signal Source Selection bits See Table 23-4.

#### TABLE 23-4: EXTERNAL RESET SOURCES

RSEL<4:0>	Timer2	Timer4	Timer6	Timer8
11111	Reserved	Reserved	Reserved	Reserved
11110	Reserved	Reserved	Reserved	Reserved
11101	LC4_out	LC4_out	LC4_out	LC4_out
11100	LC3_out	LC3_out	LC3_out	LC3_out
11011	LC2_out	LC2_out	LC2_out	LC2_out
11010	LC1_out	LC1_out	LC1_out	LC1_out
11001	ZCD_out	ZCD_out	ZCD_out	ZCD_out
11000 <b>(1)</b>	sync_C8OUT	sync_C8OUT	sync_C8OUT	sync_C8OUT
10111 <b>(1)</b>	sync_C7OUT	sync_C7OUT	sync_C7OUT	sync_C7OUT
10110	sync_C6OUT	sync_C6OUT	sync_C6OUT	sync_C6OUT
10101	sync_C5OUT	sync_C5OUT	sync_C5OUT	sync_C5OUT
10100	sync_C4OUT	sync_C4OUT	sync_C4OUT	sync_C4OUT
10011	sync_C3OUT	sync_C3OUT	sync_C3OUT	sync_C3OUT
10010	sync_C2OUT	sync_C2OUT	sync_C2OUT	sync_C2OUT
10001	sync_C1OUT	sync_C1OUT	sync_C1OUT	sync_C1OUT
10000 <b>(1)</b>	PWM12_out	PWM12_out	PWM12_out	PWM12_out
01111	PWM11_out	PWM11_out	PWM11_out	PWM11_out
01110	PWM6_out	PWM6_out	PWM6_out	PWM6_out
01101	PWM5_out	PWM5_out	PWM5_out	PWM5_out
01100 <b>(1)</b>	PWM10_out	PWM10_out	PWM10_out	PWM10_out
01011	PWM9_out	PWM9_out	PWM9_out	PWM9_out
01010	PWM4_out	PWM4_out	PWM4_out	PWM4_out
01001	PWM3_out	PWM3_out	PWM3_out	PWM3_out
01000(1)	CCP8_out	CCP8_out	CCP8_out	CCP8_out
00111	CCP7_out	CCP7_out	CCP7_out	CCP7_out
00110	CCP2_out	CCP2_out	CCP2_out	CCP2_out
00101	CCP1_out	CCP1_out	CCP1_out	CCP1_out
00100	TMR8_postscaled	TMR8_postscaled	TMR8_postscaled	Reserved
00011	TMR6_postscaled	TMR6_postscaled	Reserved	TMR6_postscaled
00010	TMR4_postscaled	Reserved	TMR4_postscaled	TMR4_postscaled
00001	Reserved	TMR2_postscaled	TMR2_postscaled	TMR2_postscaled
00000	Pin selected byT2INPPS	Pin selected by T4INPPS	Pin selected by T6INPPS	Pin selected by T6INPPS

Note 1: PIC16LF1777/9 only.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
FIS7	FIS6	FIS5	FIS4	FIS3	FIS2	FIS1	FIS0	
bit 7							bit 0	
Legend:								
R = Readable b	Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared	q = Value depends on condition				

#### REGISTER 27-7: COGxFIS0: COG FALLING EVENT INPUT SELECTION REGISTER

bit 7-0 **FIS<7:0>:** Falling Event Input Source <n> Enable bits<sup>(1)</sup>. See Table 27-5.

1 = Source <n> output is enabled as a falling event input

0 = Source <n> output has no effect on the falling event

**Note 1:** Any combination of <n> bits can be selected.

#### REGISTER 27-8: COGxFIS1: COG FALLING EVENT INPUT SELECTION REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| FIS15   | FIS14   | FIS13   | FIS12   | FIS11   | FIS10   | FIS9    | FIS8    |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 15-8 **FIS<15:8>:** Falling Event Input Source <n> Enable bits<sup>(1)</sup>. See Table 27-5.

1 = Source <n> output is enabled as a falling event input

0 = Source <n> output has no effect on the falling event

**Note 1:** Any combination of <n> bits can be selected.

TADLE 31-7:	LOW CARRIER SOURCE	JURGE				
CH<4:0>	Carrier Source PIC16(L)F1778	Carrier Source PIC16(L)F1777/9				
11111	Reserved	Reserved				
11110	Reserved	Reserved				
11101	Reserved	Reserved				
11100	Reserved	Reserved				
11011	Reserved	Reserved				
11010	Reserved	Reserved				
11001	Reserved	Reserved				
11000	Reserved	Reserved				
10111	Reserved	Reserved				
10110	Reserved	Reserved				
10101	Reserved	Reserved				
10100	Reserved	Reserved				
10011	Reserved	Reserved				
10010	LC4_out	LC4_out				
10001	LC3_out	LC3_out				
10000	LC2_out	LC2_out				
01111	LC1_out	LC1_out				
01110	Reserved	PWM12_out				
01101	PWM11_out	PWM11_out				
01100	PWM6_out	PWM6_out				
01011	PWM5_out	PWM5_out				
01010	Reserved	PWM10_out				
01001	PWM9_out	PWM9_out				
01000	PWM4_out	PWM4_out				
00111	PWM3_out	PWM3_out				
00110	Reserved	CCP8_out				
00101	CCP7_out	CCP7_out				
00100	CCP2_out	CCP2_out				
00011	CCP1_out	CCP1_out				
00010	HFINTOSC	HFINTOSC				
00001	FOSC	FOSC				
00000	MDxMODPPS pin selection	MDxMODPPS pin selection				

#### TABLE 31-7: LOW CARRIER SOURCE

### TABLE 31-8: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE<sup>(1)</sup>

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
MDxCARH	_	—	_	CH<4:0>					436
MDxCARL	—	—	_	CL<4:0>					438
MDxSRC	—	_	_	MS<4:0>					434
MDxCON0	EN	_	OUT	OPOL	—	—		BIT	433
MDxCON1			CHPOL	CHSYNC	—	—	CLPOL	CLSYNC	433

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.


**Note 1:** DSM4 available on PIC16LF1777/9 only.

The  $I^2C$  interface supports the following modes and features:

- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited multi-master support
- 7-bit and 10-bit addressing
- · Start and Stop interrupts
- · Interrupt masking
- Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- Address Hold and Data Hold modes
- Selectable SDA hold times

Figure 32-2 is a block diagram of the  $I^2C$  interface module in Master mode. Figure 32-3 is a diagram of the  $I^2C$  interface module in Slave mode.





#### 32.4.5 START CONDITION

The  $I^2C$  specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 32-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the  $I^2C$  Specification that states no bus collision can occur on a Start.

#### 32.4.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

Note: At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

#### 32.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 32-13 shows the wave form for a Restart condition.


In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the  $R/\overline{W}$  bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with R/W clear in 10-bit mode, a prior match flag is set and maintained until a Stop condition, a high address with R/W clear, or high address match fails.


#### 32.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.










© 2015-2016 Microchip Technology Inc.



### FIGURE 35-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file regis	ster op	erations	0
OPCODE	d	f (FIL	
d = 0 for destination d = 1 for destination f = 7-bit file register	on f		,
Bit-oriented file regist 13 10	-	ations 76	0
OPCODE	b (BIT i		LE #)
b = 3-bit bit addres f = 7-bit file registe		ss	
Literal and control ope	eration	6	
General			
13 OPCODE	8 7	k (lite	0
		K (IIIC	iai)
k = 8-bit immediat	e value		
CALL and GOTO instruct	ions on	у	
13 11 10			0
OPCODE	I	(literal)	
k = 11-bit immedia	ite value	9	
MOVLP instruction only 13	7	6	0
OPCODE	-	k (lite	
k = 7-bit immediat	e value	Į	
MOVLB instruction only		_ ,	
13 OPCODE		54 k(	0 iteral)
k = 5-bit immediate			literally
	e value		
BRA instruction only	0 0		0
13 OPCODE	98	k (lite	0 eral)
			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
k = 9-bit immediat	e value		
FSR Offset instructions			
13	7 6	5	0
OPCODE	n	К (І	iteral)
n = appropriate F: k = 6-bit immediat			
FSR Increment instruction	ons	3 2	1 0
OPCODE		n	m (mode)
n = appropriate F; m = 2-bit mode va			
OPCODE only 13			0
	PCODE	-	

#### TABLE 36-6: THERMAL CHARACTERISTICS

Standard O	perating Condition	ana lunlaaa atha	mulas stated)
i Stanuaru U	beraling Conditio	JIIS (UIIIESS OUIE	wise stateur

Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01 θJA	Thermal Resistance Junction to Ambient	60.0	°C/W	28-pin SPDIP package	
		80.0	°C/W	28-pin SOIC package	
			90.0	°C/W	28-pin SSOP package
		48	°C/W	28-pin UQFN 4x4mm package	
		47.2	°C/W	40-pin PDIP package	
		46.0	°C/W	44-pin TQFP package	
		41.0	°C/W	40-pin UQFN 5x5mm package	
TH02 θJC	Thermal Resistance Junction to Case	31.4	°C/W	28-pin SPDIP package	
		24	°C/W	28-pin SOIC package	
		24	°C/W	28-pin SSOP package	
		12	°C/W	28-pin UQFN 4x4mm package	
		24.70	°C/W	40-pin PDIP package	
			14.5	°C/W	44-pin TQFP package
			5.5	°C/W	40-pin UQFN 5x5mm package
TH03	Тјмах	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	—	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		W	PINTERNAL = IDD x VDD <sup>(1)</sup>
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	_	W	Pder = PDmax (Τj - Τa)/θja <sup>(2)</sup>

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature, TJ = Junction Temperature