

RECERCIC

22222

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1779t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Image: State Stat		0x0 0x0 0x0 0x0)F E D	Per: 10.6000438 7/502/013
Open initial in		0x0 0x0 0x0 0x0)F)E ID	
Over and the second of the		0xC 0x0 0x0 0x0	DF	
OXOF		0x0 0x0 0x0	DE	
0x00		0x0 0x0	םו	
OXOG		0x0		
0x08)C	
0x0A		0x0	В	
0x09 0x08 0x07 0x06 0x07 0x06 0x06 0x06 0x06 0x06		0x0)A	
0x08		0x0)9	This figure shows the stack configuration
0x07 return address will be placed in the Program Counter and the Stack Pointer decremented to the empty state (0x1F). 0x03 0x02 0x01 Return Address 0x00 Return Address 0x01 Return Address 0x02 0x01 0x03 Return Address 0x04 0x02 0x01 Return Address 0x02 0x00 0x03 Return Address 0x04 0x02 0x05 0x06 0x06 0x07 0x07 Return Address 0x08 0x07 0x08 0x08 0x09 0x07 0x08 0x07 0x09 0x06 0x08 0x07 0x09 0x06		0x0)8	If a RETURN instruction is executed, the
0x06 decremented to the empty state (0x1F). 0x03 0x03 0x02 0x01 TOSH:TOSL 0x00 Return Address TKPTR = 0x00		0x0)7	return address will be placed in the Program Counter and the Stack Pointer
0x05 0x04 0x03 0x02 0x01 0x00 TOSH:TOSL 0x00 Return Address STKPTR = 0x00		0x0)6	decremented to the empty state (0x1F).
OX04 OX03 OX02 OX01 OX01 Return Address OX01 Return Address GURE 3-7: ACCESSING THE STACK EXAMPLE 3 Market Stack Examples 3 OX0F OX05 OX06 OX06 OX07 OX07 OX06 OX08 OX07 OX09 OX06 OX00 OX06 OX07 OX06 OX08 OX07 OX09 OX06 OX09 OX06 OX07 OX08 OX08 OX07 OX08 OX07 OX09 OX06 OX09 OX06 OX07 OX08 OX08 OX09 OX09 OX06 OX09 OX06 OX09 OX06 OX08 OX07 OX09 OX06 OX09 OX06 OX06 OX06 OX07 OX06 OX08 OX07 OX09		0x0)5	
OXO3 OXO3 OXO1 OXO1 TOSH:TOSL OXO0 Return Address STKPTR = 0x00 GURE 3-7: ACCESSING THE STACK EXAMPLE 3 OXOF OXOF OXOE OXOE OXOE		UXU)4	
TOSH:TOSL 0x01 Return Address STRPTR = 0x00 GURE 3-7: ACCESSING THE STACK EXAMPLE 3 Cover and the stack of the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. TOSH:TOSL 0x06 TOSH:TOSL 0x06 Return Address STKPTR = 0x06			13 	_
TOSH:TOSL 0x00 Return Address STKPTR = 0x00 GURE 3-7: ACCESSING THE STACK EXAMPLE 3 ***********************************			02	
Instruction Instruction	TOSHIT			
Instruction ACCESSING THE STACK EXAMPLE 3 Image: State of the state				
0x0F				
0x0F 0x0E 0x0D 0x0D 0x0C 0x0C 0x0B 0x0A 0x0A 0x0A 0x0B 0x0A 0x0A 0x0B 0x0B 0x0A 0x0A 0x0B 0x0B 0x0A 0x0A 0x0B 0x0B 0x0B 0x0B 0x0B 0x0B 0x0B 0x0B 0x0B 0x0C 0x0B 0x0B 0x0B 0x0C 0x0B 0x0F Return Address STKPTR = 0x06 0x06				Rev. 10-000043C 7/30/2013
0x0E 0x0D 0x0D 0x0C 0x0C 0x0B 0x0A 0x0A 0x09 0x07 0x07 0x06 0x06 Return Address 0x07 0x06 0x06 Return Address				Rev. 10-000043C 7/592013
0x0D After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. 0x07 0x06 TOSH:TOSL 0x06		0x0F		Rev. 10.00043C 7/30/2013
0x0C After seven CALLs or six CALLs and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. 0x08 0x09 0x08 5TKPTR = 0x06 0x06 Return Address		0x0F 0x0E		Rev. 10.00043C 7/39/2013
0x0B interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. 0x08 0x08 0x07 STKPTR = 0x06 0x05 Datum Address		0x0F 0x0E 0x0D		Rev. 10.00043C 7/30/2013
0x0A repeatedly place the return addresses into the Program Counter and pop the stack. 0x09 0x08 0x07 0x06 TOSH:TOSL 0x06 Return Address 0x05 Datum Address		0x0F 0x0E 0x0D 0x0C		Rev. 10:000043C 77902013
0x09 0x08 0x07 0x07 TOSH:TOSL 0x06 Return Address STKPTR = 0x06		0x0F 0x0E 0x0D 0x0C 0x0B		After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will
0x08 0x07 TOSH:TOSL 0x06 Return Address 0x05 Deturn Address		0x0F 0x0E 0x0D 0x0C 0x0B 0x0A		After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into
TOSH:TOSL 0x06 Return Address STKPTR = 0x06 0x05 Datum Address Stkptra = 0x06		0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09		After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
105H.103L 0x06 Return Address 31KFTK - 0x00		0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x0A 0x09 0x08		After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
		0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 5		After seven CALLs or six CALLs and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
0x04 Return Address	TOSH:TO	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x0A 0x09 0x08 0x07 SL 0x06 0x05	Return Address	After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
0x03 Return Address	TOSH:TO	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x09 0x08 0x07 0x06 0x05 0x04	Return Address Return Address Return Address	Mathematical Structure and pop the stack.
	TOSH:TO	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x03	Return Address Return Address Return Address Return Address Return Address	$\label{eq:product} \begin{tabular}{lllllllllllllllllllllllllllllllllll$
0x02 Return Address	TOSH:TO	0x0F 0x0E 0x0C 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x03 0x02	Return Address	$\label{eq:product} \mbox{Preserved} \label{eq:product} \mbox{Preserved} \mbox{Preserved} \label{eq:product} \mbox{Preserved} Preserved$
0x02 Return Address 0x01 Return Address	TOSH:TO	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x03 0x02 0x01	Return Address Return Address Return Address Return Address Return Address Return Address Return Address Return Address	$\label{eq:product} \mbox{Product} $
0x02 Return Address	TOSH:TO	0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x03 0x02	Return Address	$\label{eq:product} \mbox{Product} $
0x02 Return Address 0x01 Return Address	TOSH:TO	SL 0x0F 0x0E 0x0C 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x03 0x02 0x01	Return Address Return Address Return Address Return Address Return Address Return Address Return Address Return Address	$\label{eq:product} \text{Product} \\ \text{Product}$

9.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- Operation during Sleep

FIGURE 9-1: WATCHDOG TIMER BLOCK DIAGRAM



11.10 Register Definitions: PORTE

REGISTER 11-34: PORTE: PORTE REGISTER

U-0	U-0	U-0	R-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
_		_	RE3	RE2 ⁽¹⁾	RE1 ⁽¹⁾	RE0 ⁽¹⁾	
						bit 0	
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			-n/n = Value a	at POR and BO	R/Value at all o	ther Resets	
'1' = Bit is set '0' = Bit is cleared							
bit 7-4 Unimplemented: Read as '0'							
	U-0 — bit inged Unimplemen	U-0 U-0 — — — bit W = Writable H inged x = Bit is unkn '0' = Bit is clear Unimplemented: Read as '0'	U-0 U-0 U-0 — — — bit W = Writable bit unged x = Bit is unknown '0' = Bit is cleared	U-0 U-0 U-0 R-x/u — — — RE3 Dit W = Writable bit U = Unimpler inged x = Bit is unknown -n/n = Value a '0' = Bit is cleared Unimplemented: Read as '0'	U-0 U-0 U-0 R-x/u R/W-x/u — — RE3 RE2 ⁽¹⁾ Dit W = Writable bit U = Unimplemented bit, read inged x = Bit is unknown -n/n = Value at POR and BOI '0' = Bit is cleared Unimplemented: Read as '0'	U-0 U-0 R-x/u R/W-x/u R/W-x/u — — RE3 RE2 ⁽¹⁾ RE1 ⁽¹⁾ Dit W = Writable bit U = Unimplemented bit, read as '0' inged x = Bit is unknown -n/n = Value at POR and BOR/Value at all o '0' = Bit is cleared U	

bit 3-0	RE<3:0> : PORTE I/O Pin bits ⁽¹⁾
	1 = Port pin is > Vін
	0 = Port pin is < VIL

Note 1: RE<2:0> are not implemented on the PIC16(L)F1778. Read as '0'. Writes to RE<2:0> are actually written to corresponding LATE register. Reads from PORTE register is the return of actual I/O pin values.

REGISTER 11-35: TRISE: PORTE TRI-STATE REGISTER

U-0	U-0	U-0	U-0	U-1 ⁽²⁾	R/W-1	R/W-1	R/W-1
—	—	—	_	_	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	Unimplemented: Read as '1'
bit 2-0	TRISE<2:0>: RE<2:0> Tri-State Control bits ⁽¹⁾
	1 = PORTE pin configured as an input (tri-stated)
	0 = PORTE pin configured as an output

- **Note 1:** TRISE<2:0> are not implemented on the PIC16(L)F1778.
 - 2: Unimplemented, read as '1'.

REGISTER 11-40: SLRCONE: PORTE SLEW RATE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	—	_	SLRE2	SLRE1	SLRE0
bit 7				•		•	bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-3 Unimplemented: Read as '0'

bit 2-0	SLRE<2:0>: PORTE Slew Rate Enable bits
	For RE<2:0> pins
	1 = Port pin slew rate is limited
	0 = Port pin slews at maximum rate

Note 1: The SLRCONE register is not implemented on the PIC16(L)F1778.

REGISTER 11-41: INLVLE: PORTE INPUT LEVEL CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
	—	—	_	INLVLE3	INLVLE2 ⁽¹⁾	INLVLE1 ⁽¹⁾	INLVLE0 ⁽¹⁾
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 Unimplemented: Read as '0' bit 3-0

INLVLE<3:0>: PORTE Input Level Select bit

1 = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

Note 1: INLVLE<2:0> are not implemented on the PIC16(L)F1778.

TABLE 11-7: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELE ⁽²⁾						ANSELE2	ANSELE1	ANSELE0	200
INLVLE	_	_	_	_	INLVLE3	INLVLE2 ⁽²⁾	INLVLE1 ⁽²⁾	INLVLE0 ⁽²⁾	202
LATE ⁽²⁾	_	_	_	_	_	LATE2	LATE1	LATE0	200
ODCONE ⁽²⁾	-	-	-	-	-	ODE2	ODE1	ODE0	201
PORTE	_	_	_	_	RE3	RE2 ⁽²⁾	RE1 ⁽²⁾	RE0 ⁽²⁾	199
SLRCONE ⁽²⁾	_	_	_	_	_	SLRE2	SLRE1	SLRE0	202
TRISE	_	_	_	_	(1)	TRISE2 ⁽²⁾	TRISE1 ⁽²⁾	TRISE0(2)	199
WPUE	_	_	_	_	WPUE3	WPUE2 ⁽²⁾	WPUE1(2)	WPUE0(2)	201

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

Note 1: Unimplemented, read as '1'.

2: PIC16(L)F1777/9 only.

Peripheral	xxxPPS	Default Pin Selection	Reset Value (xxxPPS<5:0>)		Por PIC1	t Selec 6(L)F1	tion 777/9		Por PIC	Port Selection PIC16(L)F1778		
_	Register	PIC16(L)F1777/8/9	PIC16(L)F1777/8/9	Α	В	С	D	Е	Α	В	С	
Interrupt-on-change	INTPPS	RB0	001000	•	•				•	•		
Timer0clock	T0CKIPPS	RA4	000100	•	•				•	•		
Timer1clock	T1CKIPPS	RC0	010000	•		•			•		•	
Timer1 gate	T1GPPS	RB5	001101		•	•				•	•	
Timer3 clock	T3CKIPPS	RC0	010000		•	٠				•	•	
Timer3 gate	T3GPPS	RC0	010000	•		•			•		•	
Timer5 clock	T5CKIPPS	RC2	010010	•		•			•		•	
Timer5 gate	T5GPPS	RB4	001100		•		•			•	•	
Timer2 input	T2INPPS	RC3	010011	٠		٠			•		•	
Timer4 input	T4INPPS	RC5	010101		•	•				٠	•	
Timer6 input	T6INPPS	RB7	001111		•		•			•	•	
Timer8 input	T8INPPS	RC4	010100		•		•			•	•	
CCP1	CCP1PPS	RC2	010010		•	•				•	•	
CCP2	CCP2PPS	RC1	010001		•	•				•	•	
CCP7	CCP7PPS	RB5	001101		•		•			•	•	
CCP8 ⁽¹⁾	CCP8PPS	RB0	001000		•		•			•	•	
COG1	COG1INPPS	RB0	001000		•		•			•	•	
COG2	COG2INPPS	RB1	001001		•		•			•	•	
COG3	COG3INPPS	RB2	001010		•		•			•	•	
COG4 ⁽¹⁾	COG4INPPS	RB3	001011		•		•					
DSM1 low carrier	MD1CLPPS	RA3	000011	•			•		•		•	
DSM1 high carrier	MD1CHPPS	RA4	000100	•			•		•		•	
DSM1 modulation	MD1MODPPS	RA5	000101	•			•		•		•	
DSM2 low carrier	MD2CLPPS	RC3	010011	•			•		•		•	
DSM2 high carrier	MD2CHPPS	RC4	010100	•			•		•		•	
DSM2 modulation	MD2MODPPS	RC5	010101	•			•		•		•	
DSM3 low carrier	MD3CLPPS	RB3	001011		•		•			•	•	
DSM3 high carrier	MD3CHPPS	RB4	001100		•		•			•	•	
DSM3 modulation	MD3MODPPS	RB5	001101		•		•			•	•	
DSM4 low carrier ⁽¹⁾	MD4CLPPS	RB0	001000		•		•					
DSM4 high carrier ⁽¹⁾	MD4CHPPS	RB1	001001		•		•					
DSM4 modulation ⁽¹⁾	MD4MODPPS	RB2	001010		•		•					
PRG1 set rising	PRG1RPPS	RA4	000100	•			•		•		•	
PRG1 set falling	PRG1FPPS	RA5	000101	•			•		•		•	
PRG2 set rising	PRG2RPPS	RC1	010001	•			•		•		•	
PRG2 set falling	PRG2FPPS	RC2	010010	•			•		•		•	
PRG3 set rising	PRG3RPPS	RC4	010100		•		•			•	•	
PRG3 set falling	PRG3FPPS	RC5	010101		•		•			•	•	
PRG4 set rising ⁽¹⁾	PRG4RPPS	RB1	010100		•		•					
PRG4set falling ⁽¹⁾	PRG4FPPS	RB2	010101		•		•					
ADC trigger	ADCACTPPS	RB4	001100		•		•			•	•	

TABLE 12-1: PPS INPUT REGISTER RESET VALUES

Example: CCP1PPS = 0x13 selects RC3 as the CCP1 input.

Note 1: PIC16(L)F1777/9 only

TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE (CONTINUED)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page		
CLC1IN1PPS					CLCIN	1PPS<5:0>			205		
CLC1IN2PPS	—	—			CLCIN	2PPS<5:0>			205		
CLC1IN3PPS		_			CLCIN	3PPS<5:0>			205		
ADCACTPPS	_	_		ADCACTPPS<5:0>							
SSPCLKPPS	_	_			SSPCL	KPPS<5:0>	•		205		
SSPDATPPS	_	_			SSPDA	TPPS<5:0>	•		205		
SSPSSPPS	_	_		SSPSSPPS<5:0>							
RXPPS				RXPPS<5:0>							
CKPPS					CKP	PS<5:0>			205		

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.

Note 1: PIC16(L)F1777/9 only.

REGISTER 13-7: IOCCP: INTERRUPT-ON-CHANGE PORTC POSITIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCCP7 | IOCCP6 | IOCCP5 | IOCCP4 | IOCCP3 | IOCCP2 | IOCCP1 | IOCCP0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

0 **IOCCP<7:0>:** Interrupt-on-Change PORTC Positive Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-8: IOCCN: INTERRUPT-ON-CHANGE PORTC NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCCN7 | IOCCN6 | IOCCN5 | IOCCN4 | IOCCN3 | IOCCN2 | IOCCN1 | IOCCN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

IOCCN<7:0>: Interrupt-on-Change PORTC Negative Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-9: IOCCF: INTERRUPT-ON-CHANGE PORTC FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCCF7 | IOCCF6 | IOCCF5 | IOCCF4 | IOCCF3 | IOCCF2 | IOCCF1 | IOCCF0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0

IOCCF<7:0>: Interrupt-on-Change PORTC Flag bits

1 = An enabled change was detected on the associated pin.

Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling edge was detected on RCx.

0 = No change was detected, or the user cleared the detected change.

21.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION_REG register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

21.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

21.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Table 36-12: Timer0 and Timer1 External Clock Requirements.

21.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	EN	—	OUT	FMT		319			
CCP2CON	EN	—	OUT	FMT		MODE	=<3:0>		319
CCP7CON	EN	—	OUT	FMT		MODE	=<3:0>		319
CCP8CON ⁽¹⁾	EN	—	OUT	FMT		MODE	=<3:0>		319
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139
T2PR	Timer2 Modu	le Period Reg	jister						287*
TMR2	Holding Regi	ister for the 8-l	oit TMR2 Regi	ster					287*
T2CON	ON		CKPS<2:0>			OUTP	S<3:0>		307
T2CLKCON	—	_	—	—		CS<	:3:0>		306
T2RST	_	_	—			RSEL<4:0>			309
T2HLT	PSYNC	CKPOL	CKSYNC	MODE<4:0>					
T4PR	Timer4 Module Period Register								287*
TMR4	Holding Regi	ister for the 8-I	oit TMR4 Regi	ster					287*
T4CON	ON		CKPS<2:0>			OUTP	S<3:0>		307
T4CLKCON	—	—	—	—		CS<	:3:0>		306
T4RST	—	—	—			RSEL<4:0>			309
T4HLT	PSYNC	CKPOL	CKSYNC			MODE<4:0>			308
T6PR	Timer6 Modu	le Period Reg	ister						287*
TMR6	Holding Regi	ister for the 8-I	oit TMR6 Regi	ster					287*
T6CON	ON		CKPS<2:0>			OUTP	S<3:0>		307
T6CLKCON	—	—	—	—		CS<	:3:0>		306
T6RST	—	—	—			RSEL<4:0>			309
T6HLT	PSYNC	CKPOL	CKSYNC			MODE<4:0>			308
T8PR	Timer6 Modu	le Period Reg	ister						287*
TMR8	Holding Regi	ister for the 8-I	oit TMR6 Regi	ster					287*
T8CON	ON		CKPS<2:0>			OUTP	S<3:0>		307
T8CLKCON	_	_	_	_		CS<	:3:0>		306
T8RST	_	_	—			RSEL<4:0>			309
T8HLT	PSYNC	CKPOL	CKSYNC			MODE<4:0>			308

TABLE 23-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.

Note 1: PIC16LF1777/9 only.

24.6 CCP/PWM Clock Selection

This device allows each individual CCP and PWM module to select the timer source that controls the module. Each module has an independent selection.

As there are four 8-bit timers with auto-reload (Timer2, Timer4, Timer6 and Timer8). The PWM mode on the CCP and 10-bit PWM modules can use any of these timers.

The CCPTMRS register is used to select which timer is used.

24.7 Register Definitions: CCP/PWM Timers Control

REGISTER 24-5: CCPTMRS1: PWM TIMER SELECTION CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
C8TSEL	.<1:0>(1)	C7TSE	L<1:0>	C2TSE	EL<1:0>	C1TSE	L<1:0>
bit 7							bit 0

Legend:			
R = Reada	able bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is u	inchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is	set	'0' = Bit is cleared	
bit 7-6	C8TSEL	<1:0>: CCP8 (PWM8) Timer Sel	ection bits ⁽¹⁾
	11 = C	CP8 is based off Timer8 in PWM	mode
	10 = C	CP8 is based off Timer6 in PWM	mode
	01 = C	CP8 is based off Timer4 in PWM	mode
	00 = C	CP8 is based off Timer2 in PWM	mode
bit 5-4	C7TSEL	-<1:0>: CCP7 (PWM7) Timer Sel	ection bits
	11 = C	CP7 is based off Timer8 in PWM	mode
	10 = C	CP7 is based off Timer6 in PWM	mode
	01 = C	CP7 is based off Timer4 in PWM	mode
	00 = C	CP7 is based of Timer2 in PVVV	mode
bit 3-2	C2TSEL	-<1:0>: CCP2 (PWM2) Timer Sel	ection bits
	11 = C	CP2 is based off Timer8 in PWM	mode
	10 = C	CP2 is based off Timer6 in PWM	mode
	01 = C	CP2 is based off Timer4 in PVVM	mode
DIT 1-0	CTISEL	-<1:0>: CCP1 (PWM1) Timer Set	
	11 = C	CP1 is based off Timer8 in PWM	mode
	10 = C	CP1 is based off Timero in PVVM	mode
	01 = C	CP1 is based off Timer2 in PW/M	mode
	00 - C		mout
Note 1:	PIC16(L)F17	77/9 only.	

27.7.1 ASYNCHRONOUS DELAY CHAIN DEAD-BAND DELAY

Asynchronous dead-band delay is determined by the time it takes the input to propagate through a series of delay elements. Each delay element is a nominal five nanoseconds.

For rising event asynchronous dead-band delay set the RDBS bit of the COGxCON0 register and set the COGxDBR register (Register 27-14) value to the desired number of delay elements in the rising event dead-band time.

For falling event asynchronous dead-band delay set the FDBS bit of the COGxCON0 register and set the COGxDBF register (Register 27-15) value to the desired number of delay elements in the falling event dead-band time.

Setting the value to zero disables dead-band delay.

27.7.2 SYNCHRONOUS COUNTER DEAD-BAND DELAY

Synchronous counter dead band is timed by counting COG_clock periods from zero up to the value in the dead-band count register. Use Equation 27-1 to calculate dead-band times.

For rising event synchronous dead-band delay clear the RDBS bit of the COGxCON0 register and set the COGxDBR count register value to the number of COG_clock periods in the rising event dead-band time.

For falling event synchronous dead-band delay clear the FDBS bit of the COGxCON0 register and set the COGxDBF count register value to the number of COG_clock periods in the falling event dead-band time.

When the value is zero, dead-band delay is disabled.

27.7.3 SYNCHRONOUS COUNTER DEAD-BAND TIME UNCERTAINTY

When the rising and falling events that trigger the dead-band counters come from asynchronous inputs, it creates uncertainty in the synchronous counter dead-band time. The maximum uncertainty is equal to one COG_clock period. Refer to Example 27-1 for more detail.

When event input sources are asynchronous with no phase delay, use the Asynchronous Delay Chain Dead-Band mode to avoid the dead-band time uncertainty.

27.7.4 RISING EVENT DEAD BAND

Rising event dead band delays the turn-on of the primary outputs from when complementary outputs are turned off. The rising event dead-band time starts when the rising_ event output goes true.

See Section 27.7.1 "Asynchronous Delay Chain Dead-Band Delay" and Section 27.7.2 "Synchronous Counter Dead-Band Delay" for more information on setting the rising edge dead-band time.

27.7.5 FALLING EVENT DEAD BAND

Falling event dead band delays the turn-on of complementary outputs from when the primary outputs are turned off. The falling event dead-band time starts when the falling_event output goes true.

See Section 27.7.1 "Asynchronous Delay Chain Dead-Band Delay" and Section 27.7.2 "Synchronous Counter Dead-Band Delay" for more information on setting the rising edge dead-band time.

27.7.6 DEAD-BAND OVERLAP

There are two cases of potential dead-band overlap:

- · Rising-to-falling
- · Falling-to-rising

27.7.6.1 Rising-to-Falling Overlap

In this case, the falling event occurs while the rising event dead-band counter is still counting. When this happens, the primary drives are suppressed and the dead band extends by the falling event dead-band time. At the termination of the extended dead-band time, the complementary drive goes true.

27.7.6.2 Falling-to-Rising Overlap

In this case, the rising event occurs while the falling event dead-band counter is still counting. When this happens, the complementary drive is suppressed and the dead band extends by the rising event dead-band time. At the termination of the extended dead-band time, the primary drive goes true.

27.8 Blanking Control

Input blanking is a function whereby the event inputs can be masked or blanked for a short period of time. This is to prevent electrical transients caused by the turn-on/off of power components from generating a false input event.

The COG contains two blanking counters: one triggered by the rising event and the other triggered by the falling_event. The counters are cross coupled with the events they are blanking. The falling event blanking counter is used to blank rising input events and the rising event blanking counter is used to blank falling input events. Once started, blanking extends for the time specified by the corresponding blanking counter.

Blanking is timed by counting COG_clock periods from zero up to the value in the blanking count register. Use Equation 27-1 to calculate blanking times.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
AS7E	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E
bit 7				·	•		bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets			

q = Value depends on condition

REGISTER 27-12: COGxASD1: COG AUTO-SHUTDOWN CONTROL REGISTER 1

bit 7-0 **AS<7:0>E:** Auto-shutdown Source <n> Enable bits⁽¹⁾. See Table 27-6.

1 = COGx is shutdown when source <n> output is low

0 = Source <n> has no effect on shutdown

'0' = Bit is cleared

Note 1: Any combination of <n> bits can be selected.

TABLE 27-6: AUTO-SHUTD

Bit <n></n>	COG1	COG2	COG3 ⁽²⁾	COG3 ⁽³⁾	COG4 ⁽²⁾
7	TMR4_postscaled ⁽¹⁾	TMR4_postscaled ⁽¹⁾	TMR8_postscaled ⁽¹⁾	TMR8_postscaled ⁽¹⁾	TMR8_postscaled ⁽¹⁾
6	TMR2_postscaled ⁽¹⁾	TMR2_postscaled ⁽¹⁾	TMR6_postscaled ⁽¹⁾	TMR6_postscaled ⁽¹⁾	TMR6_postscaled ⁽¹⁾
5	LC2_out	LC2_out	LC4_out	LC4_out	LC4_out
4	sync_CM4_out	sync_CM4_out	sync_CM8_out	sync_CM6_out	sync_CM8_out
3	sync_CM3_out	sync_CM3_out	sync_CM7_out	sync_CM5_out	sync_CM7_out
2	sync_CM2_out	sync_CM2_out	sync_CM6_out	sync_CM2_out	sync_CM6_out
1	sync_CM1_out	sync_CM1_out	sync_CM5_out	sync_CM1_out	sync_CM5_out
0	Pin selected by COG1PPS	Pin selected by COG2PPS	Pin selected by COG3PPS	Pin selected by COG3PPS	Pin selected by COG4PPS

Note 1: Shutdown when source is high.

2: PIC16(L)F1777/9 only.

'1' = Bit is set

3: PIC16(L)F1778 only.

31.1 DSM Operation

The DSM module is enabled by setting the EN bit in the MDxCON register. Clearing the EN bit in the MDxCON register disables the DSM module by automatically switching the carrier high and carrier low signals to the Vss signal source. The modulator signal source is also switched to the BIT bit in the MDxCON0 register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the EN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the EN bit is set and the DSM module is enabled and active.

The modulated output signal can be output on any device I/O pin by selecting the desired DSM module in the pin's PPS control register (see Register 12-2). If the output is not directed to any I/O pin then the DSM module will remain active and continue to mix signals, but the output value will not be sent to any pin.

31.2 Modulator Signal Sources

The modulator signal is selected by configuring the MS<4:0> bits of the MDxSRC register. Selections are shown in Table 31-6.

31.3 Carrier Signal Sources

The carrier high signal is selected by configuring the CH<4:0> bits of the MDxCARH register. Selections are shown in Table 31-6.

The carrier low signal is selected by configuring the CL<4:0> bits of the MDxCARL register. Selections are shown in Table 31-7.

31.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal is enabled by setting the CHSYNC bit of the MDxCON1 register. Synchronization for the carrier low signal is enabled by setting the CLSYNC bit of the MDxCON1 register.

Figure 31-1 through Figure 31-6 show timing diagrams of using various synchronization methods.

32.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 32-1 shows the block diagram of the MSSP module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 32-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 32-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.









TABLE 33-7:	SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
	TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	-	-	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	177
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	182
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2		—	187
BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	505
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	504
RxyPPS	_	_		RxyPPS<5:0>					
SP1BRGL				SP1BRG<7:0>					
SP1BRGH				SP1BRG<15:8>					506
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	176
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	181
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	186
TX1REG	EUSART Transmit Data Register					495*			
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	503

Legend: *

- = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission. Page provides register information.

LSLF	Logical Left Shift	MOVF	Move f		
Syntax:	[<i>label</i>]LSLF f{,d}	Syntax:	[<i>label</i>] MOVF f,d		
Operands:	$0 \le f \le 127$ d \in [0,1]	Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$(f < 7 >) \rightarrow C$	Operation:	$(f) \rightarrow (dest)$		
	$(f < 6:0 >) \rightarrow dest < 7:1 >$	Status Affected:	Z		
Status Affected:	C, Z	Description:	The contents of register f is moved to a destination dependent upon the		
Description: The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'			status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.		
	C	Words:	1		
		Cycles:	1		
		Example:	MOVF FSR, 0		
LSRF	Logical Right Shift		After Instruction W = value in FSR register		
Syntax:	[<i>label</i>]LSRF f{,d}		Z = 1		

	d ∈ [0,1]
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

 $0 \leq f \leq 127$

Operands:

► C 0→ register f

MOVIW	Move INDFn to W			
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]			
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31			
Operation:	$\begin{split} &\text{INDFn} \rightarrow \text{W} \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$			
Status Affected:	Z			

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

Syntax:	[<i>label</i>] MOVLB k
Operands:	$0 \le k \le 31$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH					
Syntax:	[<i>label</i>]MOVLP k					
Operands:	$0 \le k \le 127$					
Operation:	$k \rightarrow PCLATH$					
Status Affected:	None					
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.					
MOVLW	Move literal to W					
Syntax:	[<i>label</i>] MOVLW k					
Operands:	$0 \le k \le 255$					
Operation:	$k \rightarrow (W)$					
Status Affected:	None					
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.					
Words:	1					
Cycles:	1					
Example:	MOVLW 0x5A					
	After Instruction W = 0x5A					
MOVWF	Move W to f					
Syntax:	[<i>label</i>] MOVWF f					
Operands:	$0 \leq f \leq 127$					
Operation:	$(W) \rightarrow (f)$					
Status Affected:	None					
Description:	Move data from W register to register 'f'.					
Words:	1					
Cycles:	1					
Example:	MOVWF OPTION_REG					
	Before Instruction OPTION_REG = 0xFF W = 0x4F					

After Instruction OPTION_REG = 0x4F W = 0x4F

TABLE 36-9: PLL CLOCK TIMING SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
F10	Fosc	Oscillator Frequency Range	4		8	MHz			
F11	Fsys	On-Chip VCO System Frequency	16	_	32	MHz			
F12	TRC	PLL Start-up Time (Lock Time)		_	2	ms			
F13*	ΔCLK	CLKOUT Stability (Jitter)	-0.25%	_	+0.25%	%			
* These parameters are characterized but not tested									

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



VIEW A-A

Microchip Technology Drawing C04-052C Sheet 1 of 2