

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1777-e-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3.3 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-3):

- 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See **Section 3.7** "Indirect Addressing" for more information.

Data memory uses a 12-bit address. The upper five bits of the address define the Bank address and the lower seven bits select the registers/RAM in that bank.

#### 3.3.1 CORE REGISTERS

**TABLE 3-2:** 

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For detailed information, see Table 3-17.

**CORE REGISTERS** 

#### Addresses BANKx x00h or x80h INDF0 x01h or x81h INDF1 x02h or x82h PCL x03h or x83h STATUS x04h or x84h FSR0L x05h or x85h FSR0H FSR1L x06h or x86h FSR1H x07h or x87h x08h or x88h BSR x09h or x89h WREG PCLATH x0Ah or x8Ah x0Bh or x8Bh INTCON

#### 3.3.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 35.0 "Instruction Set Summary").

Note: The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

## TABLE 3-18: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
Ban	k 30 (Continued)	tinued)										
F2Bh	CLC3GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	XXXX XXXX	uuuu uuuu	
F2Ch	CLC3GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	XXXX XXXX	uuuu uuuu	
F2Dh	CLC3GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	XXXX XXXX	uuuu uuuu	
F2Eh	CLC4CON	EN	OE	OUT	INTP	INTN		MODE<2:0>		0000 0000	0000 0000	
F2Fh	CLC4POL	POL	—	—	—	G4POL	G3POL	G2POL	G1POL	0 xxxx	0 uuuu	
F30h	CLC4SEL0				D1S<	<7:0>				XXXX XXXX	uuuu uuuu	
F31h	CLC4SEL1		D2S<7:0>									
F32h	CLC4SEL2				D3S<	<7:0>				XXXX XXXX	uuuu uuuu	
F33h	CLC4SEL3				D4S<	<7:0>				XXXX XXXX	uuuu uuuu	
F34h	CLC4GLS0	G1D4T	G1D4N	G1D3T	G1D3N	G1D2T	G1D2N	G1D1T	G1D1N	XXXX XXXX	uuuu uuuu	
F35h	CLC4GLS1	G2D4T	G2D4N	G2D3T	G2D3N	G2D2T	G2D2N	G2D1T	G2D1N	XXXX XXXX	uuuu uuuu	
F36h	CLC4GLS2	G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N	XXXX XXXX	uuuu uuuu	
F37h	CLC4GLS3	G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	XXXX XXXX	uuuu uuuu	
F2Eh												
 F6Fh	—	Unimplemented								-	—	

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: Unimplemented on PIC16LF1777/8/9.

3: Unimplemented on PIC16(L)F1778.

## 5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

#### 5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal **Oscillator Clock Switch Timing**" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

The Medium-Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running.

#### 5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator, a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

## 5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	_	_		PWM12IE <sup>(1)</sup>	PWM11IE	PWM6IE	PWM5IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value a	t POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-4	Unimplemen	ted: Read as 'd	)'				
bit 3	PWM12IE: P\	WM12 Interrupt	Enable bit <sup>(1)</sup>				
	1 = PWM12 i	interrupt enable	ed				
	0 = PWM12 i	interrupt disable	ed				
bit 2	PWM11IE: PV	WM11 Interrupt	Enable bit				
	1 = PWM11 i	nterrupt enable	d				
	0 = PWM111	nterrupt disable	ed				
bit 1	PWM6IE: PW	/M6 Interrupt E	nable bit				
	1 = PWM6 in	terrupt enabled	1				
hit 0			u nahla hit				
bit 0	1 = D M M 5 in	niterrunt enabler					
	0 = PWM5 in	terrupt disabled	d				
Note 1: PIC	16(L)F1777/9 d	only.					

## REGISTER 7-7: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6

#### 9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See Table 36-8: Oscillator Parameters for the LFINTOSC specification.

#### 9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

#### 9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

#### 9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

#### 9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
10	v	Awake	Active
10	A	Sleep	Disabled
0.1	1	v	Active
UI	0	~	Disabled
00	Х	х	Disabled

#### TABLE 9-1: WDT OPERATING MODES

#### 9.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

#### 9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- Device enters Sleep
- Device wakes up from Sleep
- Oscillator fail
- · WDT is disabled
- Oscillator Start-up Timer (OST) is running

See Table 9-2 for more information.

#### 9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See **Section 5.0 "Oscillator Module (with Fail-Safe Clock Monitor)"** for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See STATUS Register (Register 3-1) for more information.

#### REGISTER 11-22: WPUC: WEAK PULL-UP PORTC REGISTER

Legend:							
bit 7							bit 0
WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
R/W-1/1							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 WPUC<7:0>: Weak Pull-up Register bits<sup>(1, 2)</sup> 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION\_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

#### REGISTER 11-23: ODCONC: PORTC OPEN-DRAIN CONTROL REGISTER

dit <i>1</i>							DIT U
bit 7							bit 0
ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0

Legena.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ODC<7:0>:** PORTC Open-Drain Enable bits

For RC<7:0> pins

- 1 = Port pin operates as open-drain drive (sink current only)
- 0 = Port pin operates as standard push-pull drive (source and sink current)

## 11.7 PORTD Registers (PIC16(L)F1777/9 only)

## 11.7.1 DATA REGISTER

PORTD is an 8-bit wide bidirectional port in the PIC16(L)F1777/8/9 devices. The corresponding data direction register is TRISD (Register 11-27). Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 11-1 shows how to initialize an I/O port.

Reading the PORTD register (Register 11-26) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATD).

#### 11.7.2 DIRECTION CONTROL

The TRISD register (Register 11-27) controls the PORTD pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISD register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

## 11.7.3 INPUT THRESHOLD CONTROL

The INLVLD register (Register 11-33) controls the input voltage threshold for each of the available PORTD input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTD register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 36-4: I/O Ports for more information on threshold levels.

**Note:** Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

## 11.7.4 OPEN-DRAIN CONTROL

The ODCOND register (Register 11-31) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCOND bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCOND bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

## 11.7.5 SLEW RATE CONTROL

The SLRCOND register (Register 11-32) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCOND bit is set, the corresponding port pin drive is slew rate limited. When an SLRCOND bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

#### 11.7.6 ANALOG CONTROL

The ANSELD register (Register 11-29) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELD bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELD bits has no effect on digital output functions. A pin with TRIS clear and ANSELD set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELD bits default to the Analog
	mode after reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

#### 11.7.7 PORTD FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after reset. Other functions are selected with the peripheral pin select logic. See **Section 12.0 "Peripheral Pin Select (PPS) Module"** for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELD register. Digital output functions may continue to control the pin when it is in Analog mode.

## 12.0 PERIPHERAL PIN SELECT (PPS) MODULE

The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections. All analog inputs and outputs remain fixed to their assigned pins. Input and output selections are independent as shown in the simplified block diagram Figure 12-1.

## 12.1 PPS Inputs

Each peripheral has a PPS register with which the inputs to the peripheral are selected. Inputs include the device pins.

Multiple peripherals can operate from the same source simultaneously. Port reads always return the pin level regardless of peripheral PPS selection. If a pin also has associated analog functions, the ANSEL bit for that pin must be cleared to enable the digital input buffer.

Although every peripheral has its own PPS input selection register, the selections are identical for every peripheral as shown in Register 12-1.

**Note:** The notation "xxx" in the register name is a place holder for the peripheral identifier. For example, CLC1PPS.

## 12.2 PPS Outputs

Each I/O pin has a PPS register with which the pin output source is selected. With few exceptions, the port TRIS control associated with that pin retains control over the pin output driver. Peripherals that control the pin output driver as part of the peripheral operation will override the TRIS control as needed. These peripherals include:

- EUSART (synchronous operation)
- MSSP (I<sup>2</sup>C)
- · COG (auto-shutdown)

Although every pin has its own PPS peripheral selection register, the selections are identical for every pin as shown in Register 12-2.

**Note:** The notation "Rxy" is a place holder for the pin identifier. For example, RA0PPS.

## FIGURE 12-1: SIMPLIFIED PPS BLOCK DIAGRAM









## REGISTER 17-2: DACxREF: DACx REFERENCE VOLTAGE OUTPUT SELECT REGISTER

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	_			REF<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **REF<4:0>:** DACx Reference Voltage Output Select bits (See Equation 17-1)

#### TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE DACX MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page		
DAC3CON0	EN	_	OE1	OE2	PSS	<1:0>	NSS<1:0>		244		
DAC4CON0	EN		OE1	OE2	PSS<1:0>		NSS<1:0>		244		
DAC7CON0	EN		OE1	OE2	PSS<1:0>		NSS<1:0>		244		
DAC8CON0 <sup>(1)</sup>	EN		OE1	OE2	PSS<1:0>		NSS<1:0>		244		
DAC3REF					REF<4:0>						
DAC4REF					245						
DAC7REF				REF<4:0>							
DAC8REF <sup>(1)</sup>						REF<4:0>			245		

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used with the DACx module.

**Note 1:** PIC16LF1777/9 only.

#### 24.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for all CCP modules.

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- T2PR/T4PR/T6PR/T8PR registers
- T2CON/T4CON/T6CON/T8CON registers
- · CCPRxH:CCPRxL register pair

Figure 24-3 shows a simplified block diagram of PWM operation.

Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.

**2:** Clearing the CCPxCON register will relinquish control of the CCPx pin.

#### 24.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Select the timer associated with the PWM by setting the CCPTMRS register.
- 3. Load the associated T2PR/T4PR/T6PR/T8PR register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- 5. Load the CCPRxH:CCPRxL register pair with the PWM duty cycle value.
- 6. Configure and start the timer selected in step 2:
  - Clear the timer interrupt flag bit of the PIRx register. See Note below.
  - Configure the CKPS bits of the TxCON register with the Timer prescale value.
  - Enable the Timer by setting the ON bit of the TxCON register.
- 7. Enable PWM output pin:
  - Wait until the Timer overflows and the timer interrupt bit of the PIRx register is set. See Note below.
  - Enable the CCPx pin output driver by clearing the associated TRIS bit.
  - **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

## 26.0 16-BIT PULSE-WIDTH MODULATION (PWM) MODULE

The Pulse-Width Modulation (PWM) module generates a pulse-width modulated signal determined by the phase, duty cycle, period, and offset event counts that are contained in the following registers:

- PWMxPH register
- PWMxDC register
- PWMxPR register
- PWMxOF register

Figure 26-1 shows a simplified block diagram of the PWM operation. Each PWM module has four modes of operation:

- Standard
- Set On Match
- Toggle On Match
- · Center Aligned

## TABLE 26-1:AVAILABLE 16-BIT PWM<br/>MODULES

Device	PWM5	PWM6	PWM11	PWM12
PIC16(L)F1778	•	•	•	
PIC16(L)F1777/9	•	•	•	•

#### FIGURE 26-1: 16-BIT PWM BLOCK DIAGRAM

For a more detailed description of each PWM mode, refer to **Section 26.2** "**PWM Modes**".

Each PWM module has four offset modes:

- · Independent Run
- Slave Run with Synchronous Start
- One-Shot Slave with Synchronous Start
- Continuous Run Slave with Synchronous Start and Timer Reset

Using the offset modes, each PWM module can offset its waveform relative to any other PWM module in the same device. For a more detailed description of the offset modes refer to **Section 26.3 "Offset Modes"**.

Every PWM module has a configurable reload operation to ensure all event count buffers change at the end of a period, thereby avoiding signal glitches. Figure 26-2 shows a simplified block diagram of the reload operation. For a more detailed description of the reload operation, refer to Section **Section 26.4 "Reload Operation**".





## FIGURE 27-3: SIMPLIFIED COG BLOCK DIAGRAM (SYNCHRONOUS STEERED PWM MODE, MD = 1)

PIC16(L)F1777/8/9

#### 32.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 32-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 32-6, Figure 32-8, Figure 32-9 and Figure 32-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- Timer2 output/2
- Fosc/(4 \* (SSPxADD + 1))

Figure 32-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

Note: In Master mode the clock signal output to the SCK pin is also the clock signal input to the peripheral. The pin selected for output with the RxyPPS register must also be selected as the peripheral input with the SSPCLKPPS register.

#### 32.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an  $I^2C$  slave in 10-bit Addressing mode.

Figure 32-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if Interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCL.
- 8. Master sends matching low address byte to the slave; UA bit is set.

**Note:** Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.

Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the ninth SCL pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

#### 32.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 32-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 32-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACKTIM	3) PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7		I			-		bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
u = Bit is u	nchanged	x = Bit is unkr	nown	-n/n = Value	at POR and BOF	R/Value at all o	ther Resets
'1' = Bit is s	set	'0' = Bit is clea	ared				
				- · · ·	(2)		
bit 7	ACKTIM: Ack	knowledge Time	e Status bit (l <sup>2</sup>	C mode only)	(3)	falling adva of	
	$\perp$ = Indicates 0 = Not an Ac	the I-C bus is i knowledge sea	n an Acknowi ouence, cleare	eage sequence ed on ninth ris	ina edae of SCL	clock	SCL CIOCK
bit 6	PCIE: Stop Co	ondition Interru	pt Enable bit (	(I <sup>2</sup> C slave mo	de only)		
	1 = Enable int	terrupt on dete	ction of Stop of	ondition	,		
	0 = Stop dete	ction interrupts	are disabled	2)			
bit 5	SCIE: Start C	ondition Interru	pt Enable bit	(I <sup>2</sup> C slave mo	de only)		
	1 = Enable int	terrupt on dete	ction of Start o	or Restart con 2)	ditions		
hit 4	BOEN: Buffer	Clion interrupts	ale uisableu. Ale hit				
	In SPI Slave r	mode: <sup>(1)</sup>					
	1 = SSP1	1BUF updates	every time tha	it a new data l	oyte is shifted in i	gnoring the BI	= bit
	0 = If new	w byte is receiv	ved with BF b	it of the SSP1	STAT register al	ready set, SSI	POV bit of the
	In I <sup>2</sup> C Master	mode and SPI	r is set, and th Master mode	e duffer is not	updated		
	This bit is	ignored.		-			
	In I <sup>2</sup> C Slave n	node:					
	1 = SSP <sup>-</sup> state	of the SSPOV	ed and ACK is bit only if the	s generated to BF bit = 0	or a received add	iress/data byte	e, ignoring the
	0 = SSP	1BUF is only up	odated when S	SSPOV is clea	ar		
bit 3	SDAHT: SDA	Hold Time Sel	ection bit (I <sup>2</sup> C	mode only)			
	1 = Minimum	of 300 ns hold	time on SDA	after the falling	g edge of SCL		
	0 = Minimum	of 100 ns hold	time on SDA	after the falling	g edge of SCL		
bit 2	SBCDE: Slav	e Mode Bus C	ollision Detect	Enable bit (If	C Slave mode or	יוע) אור אין און און און און און און און און און או	
	If, on the risir BCI 1IF bit of	ig edge of SC	L, SDA is san ter is set and	npled low whe	en the module is	outputting a r	high state, the
	1 = Enable sl	ave hus collisio	n interrunts	Sub good laid			
	0 = Slave bus	s collision interr	upts are disat	bled			
bit 1	AHEN: Addre	ess Hold Enable	e bit (I <sup>2</sup> C Slave	e mode only)			
	1 = Following	the eighth fal	ling edge of S	SCL for a mat	ching received a	ddress byte; (	CKP bit of the
	SSP1CO	N1 register wil	l be cleared ai	nd the SCL wi	ll be held low.		
bit 0	DHFN. Data I	Hold Enable bit	(I <sup>2</sup> C Slave m	ode only)			
bit 0	1 = Following	the eighth falli	na edae of SC	CL for a receiv	ed data byte: sla	ve hardware c	lears the CKP
	bit of the	SSP1CON1 re	gister and SC	L is held low.			
	0 = Data hold	ing is disabled					
Note 1:	For daisy-chained	SPI operation;	allows the use	r to ignore all l	out the last receiv	ed byte. SSPC	OV is still set
	when a new byte is	s received and I	BF = 1, but ha	rdware continu	ues to write the m	ost recent byte	e to SSP1BUF.

#### REGISTER 32-4: SSP1CON3: SSP CONTROL REGISTER 3

2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

#### REGISTER 32-5: SSP1MSK: SSP MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1			
			MSK	<7:0>						
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'						
u = Bit is unchanged x = Bit is			nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets			
'1' = Bit is set '0' = Bit is cleared			ared							
bit 7-1	MSK<7:1>:	Mask bits								
<ul> <li>1 = The received address bit n is compared to SSP1ADD<n> to detect I<sup>2</sup>C address match</n></li> <li>0 = The received address bit n is not used to detect I<sup>2</sup>C address match</li> </ul>							atch			
bit 0	<b>MSK&lt;0&gt;:</b> M I <sup>2</sup> C Slave m 1 = The rec 0 = The rec	ask bit for I <sup>2</sup> C S ode, 10-bit addr eived address b eived address b	lave mode, 10 ess (SSPM<3 it 0 is compar it 0 is not use	0-bit Address :0> = 0111 or ed to SSP1ADI d to detect I <sup>2</sup> C	1111): D<0> to detect address match	I <sup>2</sup> C address m	atch			

I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

'0' = Bit is cleared

## REGISTER 32-6: SSP1ADD: MSSP ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADD	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkn	lown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets

#### Master mode:

1' = Bit is set

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCL pin clock period = ((ADD<7:0> + 1) \*4)/Fosc

#### <u>10-Bit Slave mode – Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

#### 10-Bit Slave mode – Least Significant Address Byte:

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit address
---------------------------------

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

PIC16LF1	Operating Conditions: (unless otherwise stated) Low-Power Sleep Mode								
PIC16F177	77/8/9	Low-Power Sleep Mode, VREGPM = 1							
Param	Dovice Characteristics	Min	Tunt	Max.	Max.	Unite		Conditions	
No.	Device Characteristics	WIIII.	וקעי	+85°C	+125°C	C C	Vdd	Note	
D029		—	0.05	2	9	μA	1.8	ADC Current (Note 3),	
		_	0.08	3	10	μA	3.0	no conversion in progress	
D029		—	0.3	4	12	μA	2.3	ADC Current (Note 3),	
		_	0.4	5	13	μA	3.0	no conversion in progress	
		_	0.5	7	16	μA	5.0		
D030		_	250	_	_	μA	1.8	ADC Current (Note 3),	
		_	250	_	—	μA	3.0	conversion in progress	
D030		_	280	_		μA	2.3	ADC Current (Note 3),	
		_	280	_		μA	3.0	conversion in progress	
		—	280	—		μA	5.0		
D031		—	250	650		μA	3.0	Op Amp (High power)	
D031		—	250	650	_	μA	3.0	Op Amp (High power)	
		—	350	850	_	μA	5.0		
D032		_	250	600	_	μA	1.8	Comparator, CxSP = 0	
		—	300	650	—	μA	3.0	]	
D032		_	280	600	—	μA	2.3	Comparator, CxSP = 0	
		_	300	650	—	μA	3.0	VREGPM = 0	
		_	310	650	_	μA	5.0		

## TABLE 36-3: POWER-DOWN CURRENTS (IPD)<sup>(1,2)</sup> (CONTINUED)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

**3:** ADC clock source is FRC.

## Package Marking Information (Continued)



# PIC16(L)F1777/8/9

NOTES: