

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1777-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

											Ре	riph	nera	Inp	ut										
Peripheral Output	ADC Trigger	COG Clock	COG Rising/Falling	COG Shutdown	10-bit DAC	5-bit DAC	<b>PRG Analog Input</b>	<b>PRG Rising/Falling</b>	Comparator +	Comparator -	CLC	DSM CH	DSM CL	DSM Mod	Op Amp +	Op Amp -	Op Amp Override	10-bit PWM	16-bit PWM	<b>CCP</b> Capture	CCP Clock	Timer2/4/6/8 Clock	Timer2/4/6/8 Reset	Timer1/3/5 Gate	Timer0 Clock
FVR					•	•	٠		٠	٠					•	•									
ZCD											•						•					•			
PRG									•						•	•									
10-bit DAC							•		•						•	•									
5-bit DAC							•		•						•	•									
CCP	•		٠					٠			٠	٠	•	٠			•						•		
Comparator (sync)	•							•			•						•			•			•	•	
Comparator (async)			•	•										•											
CLC	•		•	•							•	•	•	•			•			•		•	•		
DSM																									
COG																	•								
EUSART TX/CK											•			•											
EUSART DT											•			•											
MSSP SCK/SCL											•			•											
MSSP SDO/SDA											•			•											
Op Amp							•																		
10-bit PWM	•		•					•			•	•	•	•			•						•		
16-bit PWM	•		•					•			•	•	•	•			•						•		
Timer0 overflow	•										•													•	
Timer2 = T2PR				٠							•							•			•		•		
Timer4 = T4PR				٠							•							•			•		•		
Timer6 = T6PR				•							•							•			•		•		
Timer8 = T8PR				•							•							•			•		•		
Timer2 Postscale	•			•							•							•			•		•		
Timer4 Postscale	•			•							•							•			•		•		
Timer6 Postscale	•			•							•							•			•		•		
Timer8 Postscale	•			٠							•							•			•		•		
Timer1 overflow	٠										•							•			•				
Timer3 overflow	•										•							•			•				
Timer5 overflow	•										•							•			•				
SOSC																			•			٠			
Fosc/4		٠																				•			
Fosc		•									•	•	•						•			٠			
HFINTOSC		•									•	•	•						•			٠			
LFINTOSC											•								•			•			
MFINTOSC																						٠			
IOCIF											•									•	•				
PPS Input pin			•	٠				•				•	•	•						•	•	•	•	•	•

TABLE 1-4: PERIPHERAL CONNECTION MATRIX

# 3.4.5 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-17 can be addressed from any Bank.

IADLE	. 5-17.				IERS SU			-			<u>.</u>
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank (	0-31										
x00h or x80h	INDF0		ng this locat /sical regist		ontents of F	SR0H/FSR	ROL to addro	ess data n	nemory	XXXX XXXX	uuuu uuuu
x01h or x81h	INDF1		ng this locat /sical regist		ontents of F	SR1H/FSR	1L to addr	ess data n	nemory	XXXX XXXX	uuuu uuuu
x02h or x82h	PCL	Program	Counter (P	C) Least Si	ignificant By	rte				0000 0000	0000 0000
x03h or x83h	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
x04h or x84h	FSR0L	Indirect D	ata Memor	0000 0000	uuuu uuuu						
x05h or x85h	FSR0H	Indirect D	ata Memor	0000 0000	0000 0000						
x06h or x86h	FSR1L	Indirect D	ata Memor		0000 0000	uuuu uuuu					
x07h or x87h	FSR1H	Indirect D	ata Memor		0000 0000	0000 0000					
x08h or x88h	BSR	_	_	BSR0	0 0000	0 0000					
x09h or x89h	WREG	Working F	Register	0000 0000	uuuu uuuu						
x0Ah or x8Ah	PCLATH	_	Write Buff		-000 0000	-000 0000					
x0Bh or x8Bh	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000

### TABLE 3-17: CORE FUNCTION REGISTERS SUMMARY<sup>(1)</sup>

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

**Note 1:** These registers can be addressed from any bank.

### TABLE 3-18: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
Bank	c 27 (Continued)											
DC1h	PWM12PHL <sup>(3)</sup>				PH<	7:0>				XXXX XXXX	uuuu uuuu	
DC2h	PWM12PHH <sup>(3)</sup>				PH<	15:8>				XXXX XXXX	uuuu uuuu	
DC3h	PWM12DCL <sup>(3)</sup>				DC<	7:0>				XXXX XXXX	uuuu uuuu	
DC4h	PWM12DCH <sup>(3)</sup>				DC<	15:8>				XXXX XXXX	uuuu uuuu	
DC5h	PWM12PRL <sup>(3)</sup>				PR<	7:0>				XXXX XXXX	uuuu uuuu	
DC6h	PWM12PRH <sup>(3)</sup>				PR<	15:8>				XXXX XXXX	uuuu uuuu	
DC7h	PWM12OFL <sup>(3)</sup>				OF<	7:0>				XXXX XXXX	uuuu uuuu	
DC8h	PWM12OFH <sup>(3)</sup>		OF<15:8>									
DC9h	PWM12TMRL <sup>(3)</sup>		TMR<7:0>									
DCAh	PWM12TMRH <sup>(3)</sup>		TMR<15:8>									
DCBh	PWM12CON <sup>(3)</sup>	EN	EN - OUT POL MODE<1:0>									
DCCh	PWM12INTE <sup>(3)</sup>	_	_	_	_	OFIE	PHIE	DCIE	PRIE	0000	0000	
DCDh	PWM12INTF <sup>(3)</sup>	_	OFIF PHIF DCIF PRIF									
DCEh	PWM12CLKCON <sup>(3)</sup>	- PS<2:0> CS<1:0>									-00000	
DCFh	PWM12LDCON <sup>(3)</sup>	LDA	LDA LDT — — — — LDS<1:0>								0000	
DD0h	PWM12OFCON <sup>(3)</sup>	_	- OFM<1:0> OFO - OFS<1:0>							-00000	-00000	
DD1h to DEFh	_	Unimplemented	Unimplemented								_	

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: Unimplemented on PIC16LF1777/8/9.

3: Unimplemented on PIC16(L)F1778.

### REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1 (CONTINUED)

bit 2-0	FOSC<2:0>: Oscillator Selection bits
---------	--------------------------------------

- 111 = ECH External Clock, High-Power mode: CLKIN supplied to OSC1/CLKIN pin
- 110 = ECM External Clock, Medium Power mode: CLKIN supplied to OSC1/CLKIN pin
- 101 = ECL External Clock, Low-Power mode: CLKIN supplied to OSC1/CLKIN pin
- 100 = INTOSC Internal HFINTOSC. I/O function on CLKIN pin
- 011 = EXTRC External RC circuit connected to CLKIN pin
- 010 = HS High-speed crystal/resonator connected between OSC1 and OSC2 pins
- 001 = XT Crystal/resonator connected between OSC1 and OSC2 pins
- 000 = LP Low-power crystal connected between OSC1 and OSC2 pins
- **Note 1:** The entire Flash program memory will be erased when the code protection is turned off during an erase. When a Bulk Erase Program Memory command is executed, the entire program Flash memory and configuration memory will be erased.

#### 5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The postscaled output of the 16 MHz HFINTOSC, 500 kHz MFINTOSC, and 31 kHz LFINTOSC connect to a multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4x PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)
- Note: Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCF bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

### 5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4x PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Words must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<2:0> in Configuration Words (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4x PLL, or the PLLEN bit of the Configuration Words must be programmed to a '1'.
  - **Note:** When using the PLLEN bit of the Configuration Words, the 4x PLL cannot be disabled by software and the SPLLEN option will not be available.

The 4x PLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4x PLL with the internal oscillator.

R-1/q	R-0/q	R-q/q	R-0/q	R-0/q	R-q/q	R-0/0	R-0/q
SOSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS
bit 7	•						bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unc		x = Bit is unk		•	at POR and BO		other Resets
'1' = Bit is set	•	'0' = Bit is cle		q = Condition	al		
bit 7	SOSCR: Se	condary Oscilla	tor Ready bit				
	If T1OSCEN						
		dary oscillator is					
		dary oscillator is	not ready				
	If T1OSCEN	<u>a – 0</u> . dary clock sourc	e is always rea	adv			
bit 6		L Ready bit		i di y			
bit o	1 = 4x PLL	•					
	0 = 4x PLL	is not ready					
bit 5	OSTS: Osci	illator Start-up T	imer Status bit				
		ng from the cloc				guration Word	S
		ng from an interr	•		00)		
bit 4		gh-Frequency I	nternal Oscillate	or Ready bit			
		DSC is ready					
		DSC is not read					
bit 3		gh-Frequency Ir		or Locked bit			
		DSC is at least 2 DSC is not 2% a					
bit 2		edium-Frequen		illator Ready b	it		
5112		OSC is ready			it i		
		OSC is not read	у				
bit 1	LFIOFR: Lo	w-Frequency In	ternal Oscillato	r Ready bit			
	1 = LFINTC	SC is ready		-			
	0 = LFINTC	OSC is not ready	/				
bit 0	HFIOFS: Hi	gh-Frequency li	nternal Oscillato	or Stable bit			
		OSC is at least (					
	0 = HFINT(	DSC is not 0.5%	accurate				

### REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

### 16.3 Register Definitions: ADC Control

### REGISTER 16-1: ADCON0: ADC CONTROL REGISTER 0

<pre>11111 = FVR (Fixed Voltage Reference) Buffer 1 Output<sup>(2)</sup> 111101 = Temperature Indicator<sup>(3)</sup> 111101 = DAC1_output<sup>(4)</sup> 111011 = DAC3_output<sup>(4)</sup> 110111 = Reserved. No channel connected. 110011 = Switched AN10<sup>(6)</sup> 101011 = Reserved. No channel connected. 101011 = Reserved. No channel connected. 101011 = Reserved. No channel connected. 100011 = Reserved. No channel connected. 100011 = Reserved. No channel connected. 100011 = Reserved. No channel connected. 101011 = Reserved. No channel connected. 101011 = AN27<sup>(6)</sup> 011010 = AN26<sup>(6)</sup> 01101 = AN26<sup>(6)</sup> 01101 = AN22<sup>(6)</sup> 01001 = AN21<sup>(6)</sup> 01001 = AN11<sup>(6)</sup> 01001 = AN11<sup>(</sup></pre>	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets 1' = Bit is set '0' = Bit is cleared pt 7-2 CHS-5:0-: Analog Channel Select bits 111111 = FVR (Fixed Voltage Reference) Buffer 1 Output <sup>(2)</sup> 111110 = Temperature Indicator <sup>(3)</sup> 111101 = Tomperature Indicator <sup>(3)</sup> 111010 = DAC2_output <sup>(4)</sup> 111010 = DAC3_output <sup>(4)</sup> 111010 = DAC5_output <sup>(4)</sup> 110111 = DAC5_output <sup>(4)</sup> 110111 = Reserved. No channel connected. 110111 = Reserved. No channel connected. 110111 = Reserved. No channel connected. 110111 = Reserved. No channel connected. 110101 = Reserved. No channel connected. 110111 = RAZ6(0) 110101 = RAZ6(0) 11010 = RAZ6(0) 110101 = RAZ6(0) 11010 = RAZ6(0) 11010 = RAZ6(0			CHS<	5:0>			GO/DONE	ADON
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' 1 = Bit is unchanged x = Bit is unknown - n/n = Value at POR and BOR/Value at all other Resets 1 * Bit is set '0' = Bit is cleared of 7-2 CHS-5:b>: Analog Channel Select bits 111111 = PVR (Fired Voltage Reference) Buffer 1 Output <sup>(4)</sup> 111111 = PVR (Fired Voltage Reference) Buffer 1 Output <sup>(4)</sup> 111110 = DAC1_output <sup>(1)</sup> 11110 = DAC3_output <sup>(1)</sup> 11100 = DAC5_output <sup>(1)</sup> 11100 = DAC5_output <sup>(1)</sup> 11100 = DAC5_output <sup>(1)</sup> 11101 = Reserved. No channel connected. 10101 = Reserved. No Channel connel contecd. 10101	pit 7							bit
Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         r= Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Resets         r1 = Bit is set       '0' = Bit is cleared       -         vit 7-2       CH5-c5:0>- Analog Channel Select bits       -         111111 = PVR (Fired Vglage Reference) Buffer 1 Output <sup>(4)</sup> -         111110 = DAC1_output <sup>(1)</sup> -         11110 = DAC3_output <sup>(1)</sup> -         11100 = DAC5_output <sup>(4)</sup> -         11100 = DAC5_output <sup>(4)</sup> -         11010 = DAC5_output <sup>(4)</sup> -         11010 = DAC5_output <sup>(4)</sup> -         11010 = DAC6_output <sup>(4)</sup> -         11010 = Reserved. No channel connected.       -         10001 = Reserved. No channel connected.       -         10101 = Reserved. No channel connected.       -         10101 = Reserved. No channel connected.       <								
u = Bit is unknown       n/n = Value at POR and BOR/Value at all other Resets         1' = Bit is set       '0' = Bit is cleared	-							
1' = Bit is ed         '0' = Bit is cleared           1' = Bit is ed         CHS-6:0:: Analog Channel Select bits           111111 = FVR (Fixed Voltage Reference) Buffer 1 Output <sup>(2)</sup> 111110 = DAC1_output <sup>(1)</sup> 111101 = DAC3_output <sup>(4)</sup> 111101 = DAC3_output <sup>(4)</sup> 11101 = DAC3_output <sup>(4)</sup> 11101 = DAC3_output <sup>(4)</sup> 11101 = DAC3_output <sup>(4)</sup> 11001 = DAC5_output <sup>(4)</sup> 11001 = DAC5_output <sup>(4)</sup> 11001 = DAC5_output <sup>(4)</sup> 11001 = Reserved. No channel connected.         10001 = Reserved. No channel connected.           10001 = Reserved. No channel connected.         10001 = Reserved. No channel connected.           10001 = Reserved. No channel connected.         10001 = Reserved. No channel connected.           10001 = Reserved. No channel connected.         10001 = Reserved. No channel connected.           10001 = Reserved. No channel connected.         10010 = Reserved. No channel connected.           10001 = Reserved. No channel connected.         10101 = Reserved. No channel connected.           10001 = Reserved. No channel connected.         10101 = Reserved. No channel connected.           10101 = RAZ <sup>(6)</sup> <		ad					at all other Decete	
cHS-6:0>: Analog Channel Select bits           111111 = FVR (Fixed Voltage Reference) Buffer 1 Output <sup>(2)</sup> 111111 = Temperature Indicator <sup>(3)</sup> 111110 = DAC3_output <sup>(4)</sup> 11101 = DAC3_output <sup>(4)</sup> 11101 = DAC4_output <sup>(4)</sup> 11101 = DAC5_output <sup>(4)</sup> 11101 = DAC4_output <sup>(4)</sup> 11101 = DAC5_output <sup>(4)</sup> 11101 = DAC7_output <sup>(4)</sup> 11011 = DAC7_output <sup>(4)</sup> 11011 = DAC7_output <sup>(4)</sup> 11011 = Reserved. No channel connected.           110011 = Reserved. No channel connected.           10011 = Reserved. No channel connected.           10011 = Reserved. No channel connected.           100101 = Reserved. No channel connected.           100011 = Reserved. No channel connected.           100011 = Reserved. No channel connected.           100011 = Switched AN10 <sup>(6)</sup> 101011 = Ruszyde, No channel connected.           101011 = Switched AN10 <sup>(6)</sup> 111011 = AN27 <sup>(6)</sup> 01101 = AN22 <sup>(6)</sup> 01101 = AN15           01101 = AN14           01101 = AN14 <td></td> <td>eu</td> <td></td> <td></td> <td></td> <td></td> <td>at all other Resets</td> <td></td>		eu					at all other Resets	
<pre>11111 = FVR (Fixed Voltage Reference) Buffer 1 Output<sup>(2)</sup> 111101 = Temperature Indicator<sup>(3)</sup> 111101 = DAC1_output<sup>(4)</sup> 111011 = DAC3_output<sup>(4)</sup> 110111 = Reserved. No channel connected. 110011 = Switched AN10<sup>(6)</sup> 101011 = Reserved. No channel connected. 101011 = Reserved. No channel connected. 101011 = Reserved. No channel connected. 100011 = Reserved. No channel connected. 100011 = Reserved. No channel connected. 100011 = Reserved. No channel connected. 101011 = Reserved. No channel connected. 101011 = AN27<sup>(6)</sup> 011010 = AN26<sup>(6)</sup> 01101 = AN26<sup>(6)</sup> 01101 = AN22<sup>(6)</sup> 01001 = AN21<sup>(6)</sup> 01001 = AN11<sup>(6)</sup> 01001 = AN11<sup>(</sup></pre>	I = BILIS SEL							
$\begin{array}{l} 000111 = AN7^{(6)} \\ 000110 = AN6^{(6)} \\ 000101 = AN5^{(6)} \end{array}$	bit 7-2	111111 = FVR 11110 = DAC 11101 = Temp 11100 = DAC 11101 = DAC 11101 = DAC 11101 = DAC 11100 = DAC 11000 = DAC 11000 = DAC 11000 = DAC 11000 = DAC 11000 = DAC 11000 = Case 10001 = Rese 10001 = Rese 10001 = Rese 10001 = Rese 10001 = Rese 10001 = Rese 100001 = Rese 100001 = Rese 100001 = Rese 100001 = Rese 100001 = Rese 100001 = AN27 01001 = AN22 01001 = AN22 01001 = AN22 01010 = AN22 01011 = AN15 00100 = AN5 00010 = AN3 00011 = AN3	(Fixed Voltage Referent output <sup>(1)</sup> lerature Indicator <sup>(3)</sup> 2_output <sup>(1)</sup> 3_output <sup>(4)</sup> 5_output <sup>(4)</sup> 5_output <sup>(4)</sup> 6_output <sup>(4,6)</sup> 7_output <sup>(4,6)</sup>	ence) Buffer 1 O nnected. nnected. nnected. nnected.	utput <sup>(2)</sup>			

#### REGISTER 16-1: ADCON0: ADC CONTROL REGISTER 0 (CONTINUED)

1	<ul> <li>GO/DONE: ADC Conversion Status bit</li> <li>1 = ADC conversion cycle in progress. Setting this bit starts an ADC conversion cycle. This bit is automatically cleared by hardware when the ADC conversion has completed.</li> <li>0 = ADC conversion completed/not in progress</li> </ul>
D	ADON: ADC Enable bit 1 = ADC is enabled

0 = ADC is disabled and consumes no operating current

See Section 17.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information. See Section 14.0 "Fixed Voltage Reference (FVR)" for more information. See Section 15.0 "Temperature Indicator Module" for more information. Note 1: 2:

- 3:
- See Section 15.0 remperature indicator Module" for more information. See Section 18.0 "10-bit Digital-to-Analog Converter (DAC) Module" for more information. Input source is switched off when op amp override is forcing tri-state. See Section 29.3 "Override Control" PIC16(L)F1777/9 only. 4: 5: 6:

bit

bit

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
ANSELA	—	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	177	
CCPxCON	EN	-	OUT	FMT		MODE	<3:0>		319	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139	
TMRxH	Holding Reg	ister for the N	/lost Significa	nt Byte of the	16-bit TMR1	/3/5 Register				
TMRxL	Holding Reg	ister for the L	east Significa	ant Byte of the	e 16-bit TMR	1/3/5 Register	•		275*	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	176	
TxCON	CS<	1:0>	CKPS	<1:0>	OSCEN	SYNC	_	ON	283	
TxGCON	GE	GPOL	GTM	GSPM	GGO/ DONE	GVAL	GSS	<1:0>	284	

TABLE 22-6: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module. \* Page provides register information.

#### 23.6.9 EDGE-TRIGGERED MONOSTABLE MODES

The Edge-Triggered Monostable modes start the timer on an edge from the external Reset signal input, after the ON bit is set, and stop incrementing the timer when the timer matches the PRx period value. The following edges will start the timer:

- Rising edge (MODE<4:0> = 10001)
- Falling edge (MODE<4:0> = 10010)
- Rising or Falling edge (MODE<4:0> = 10011)

When an Edge-Triggered Monostable mode is used in conjunction with the CCP PWM operation the PWM drive goes active with the external Reset signal edge that starts the timer, but will not go active when the timer matches the PRx value. While the timer is incrementing, additional edges on the external Reset signal will not affect the CCP PWM.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
_					CTS	<3:0>		321		
EN	_	OUT	FMT		MODE	=<3:0>		319		
Capture/Com	pare/PWM R	egister x (LSB	)					320		
Capture/Com	pare/PWM R	egister x (MSE	3)					320		
C8TSEL	.<1:0> <sup>(1)</sup>	C7TSE	L<1:0>	C2TSE	L<1:0>	C1TSE	L<1:0>	323		
P10TSEL	_<1:0>(1)	P9TSE	L<1:0>	P4TSE	EL<1:0>	P3TSE	L<1:0>	323		
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132		
TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133		
OSFIE         C2IE         C1IE         COG1IE         BCL1IE         C4IE         C3IE         CCP2IE           CCP8IE <sup>(1)</sup> CCP7IE         COG4IE <sup>(1)</sup> COG3IE         C8IE <sup>(1)</sup> C7IE <sup>(1)</sup> C6IE         C5IE										
CCP8IE <sup>(1)</sup>	CCP7IE	COG4IE <sup>(1)</sup>	COG3IE	C8IE <sup>(1)</sup>	C7IE <sup>(1)</sup>	C6IE	C5IE	137		
TMR1GIF										
OSFIF C2IF C1IF COG1IF BCL1IF C4IF C3IF CCP2IF										
CCP8IF <sup>(1)</sup> CCP7IF         COG4IF <sup>(1)</sup> COG3IF         C8IF <sup>(1)</sup> C7IF <sup>(1)</sup> C6IF         C5IF										
Timer2 Perio	d Register							287*		
ON		CKPS<2:0>			OUTP	S<3:0>		307		
Timer2 Modu	le Register							287		
Timer4 Perio	d Register							287*		
ON		CKPS<2:0>			OUTP	S<3:0>		307		
Timer4 Modu	le Register							287		
Timer6 Perio	d Register							287*		
ON CKPS<2:0> OUTPS<3:0>										
Timer6 Module Register										
-										
ON	ON CKPS<2:0> OUTPS<3:0>									
Timer8 Modu	le Register			1				287		
	EN Capture/Com Capture/Com Capture/Com Capture/Com C8TSEL P10TSEL GIE TMR1GIE OSFIE CCP8IE <sup>(1)</sup> TMR1GIF CCP8IF <sup>(1)</sup> TMR1GIF CCP8IF <sup>(1)</sup> TIME12 Perio ON Timer2 Perio ON Timer4 Perio ON Timer4 Perio ON Timer6 Perio ON Timer6 Perio ON	Image: Additional and the section of the sectin of the section of the sectin of the section of the sec	Image: Constant of the second state of the second	Image: constant of the section of	Image: Constraint of the second state of the seco	Image: constraint of the second se	Image: constraint of the second se	Image: constraint of the section o		

#### TABLE 24-4: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

\* Page provides register information.

Note 1: PIC16(L)F1777/9 only.

### 25.2 Register Definitions: 10-Bit PWM Control

Long bit name prefixes for the DSM peripherals are shown in Table 25-4. Refer to **Section 1.1.2.2 "Long Bit Names"** for more information

#### TABLE 25-4:

Peripheral	Bit Name Prefix
PWM3	PWM3
PWM4	PWM4
PWM9	PWM9
PWM10 <sup>(1)</sup>	PWM10

Note 1: PIC16(L)F1777/9 only.

#### REGISTER 25-1: PWMxCON: PWM CONTROL REGISTER

R/W-0/0	U-0	R-0/0	R/W-0/0	U-0	U-0	U-0	U-0
EN	—	OUT	POL	_	—	_	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

1 = PWM module is enabled

0 = PWM module is disabled

bit 6 Unimplemented: Read as '0'

bit 5 **OUT:** PWM module output level when bit is read.

bit 4 POL: PWMx Output Polarity Select bit

1 = PWM output is active-low

0 = PWM output is active-high

bit 3-0 Unimplemented: Read as '0'

R/W/HC-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	
LDA <sup>(1)</sup>	LDT	_	_	_	_	LDS<	1:0> <b>(2)</b>	
bit 7	·						bit	
Legend:								
R = Readable	bit	W = Writable b	it	U = Unimplem	ented bit, read a	is '0'		
u = Bit is unch	nanged	x = Bit is unkno	own	-n/n = Value at	POR and BOR	Value at all oth	er Resets	
'1' = Bit is set		'0' = Bit is clea	red	HC = Cleared	by hardware			
bit 6	trigger oc: 0 = Do not loa If LDT = 0: $1 = Load the 00 = Do not loa LDT: Load Buf$	curs ad buffers, load ODO bit and OF ad buffers, load ffer on Trigger b	has completed x, PHx, DCx ar has completed t	and PRx buffers and PRx buffers a > bits to occur be	it the end of the	current period	ch the selecte	
		-	d. Buffer loads a	are controlled by	/ the LDA bit alo	ne.		
bit 5-2	Unimplemented: Read as '0'							
bit 1-0	LDS<1:0>: Lo 10 = LD11_trig 01 = LD6_trig 00 = LD5_trig	ger	ce Select bits <sup>(2)</sup>					
	nis bit is cleared b rent.	by the module af	ter a reload ope	eration. It can be	cleared in softw	are to clear an e	existing armin	

#### REGISTER 26-5: PWMxLDCON: PWM RELOAD TRIGGER SOURCE SELECT REGISTER

2: The source corresponding to a PWM module's own LDx\_trigger is reserved.

### REGISTER 26-15: PWMxTMRH: PWMx TIMER HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			TMR	<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all ot				other Resets			
'1' = Bit is set		'0' = Bit is clea	ared				


bit 7-0 **TMR<15:8>**: PWM Timer High bits Upper eight bits of PWM timer counter

#### REGISTER 26-16: PWMxTMRL: PWMx TIMER LOW REGISTER


| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | TMR<    | <7:0>   |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Legend: |         |         |         |         |         |         |         |
|         |         |         |         |         |         |         |         |

	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
	u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
"1" = Bit is set "0" = Bit is cleared	'1' = Bit is set	'0' = Bit is cleared	


bit 7-0 **TMR<7:0>**: PWM Timer Low bits Lower eight bits of PWM timer counter



### FIGURE 27-10: HALF-BRIDGE MODE COG OPERATION WITH CCP1 AND PHASE DELAY



### FIGURE 27-11: PUSH-PULL MODE COG OPERATION WITH CCP1



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	177
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	182
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	_	—	187
COGxASD0	ASE	ARSEN	ASDB	D<1:0>	ASDA	C<1:0>	_	—	384
COGxASD1	AS7E	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	385
COGxBLKR	—	—			BLKR	<5:0>			388
COGxBLKF	—	_			BLKF	<5:0>			388
COGxCON0	EN	LD	_	CS<	:1:0>		MD<2:0>		378
COGxCON1	RDBS	FDBS	_	—	POLD	POLC	POLB	POLA	379
COGxDBR	—	—		DBR<5:0>					
COGxDBF	—	—		DBF<5:0>					
COGxFIS0	FIS7	FIS6	FIS5	FIS4	FIS3	FIS2	FIS1	FIS0	382
COGxFIS1	FIS15	FIS14	FIS13	FIS12	FIS11	FIS10	FIS9	FIS8	382
COGxFSIM0	FSIM7	FSIM6	FSIM5	FSIM4	FSIM3	FSIM2	FSIM1	FSIM0	383
COGxFSIM1	FSIM15	FSIM14	FSIM13	FSIM12	FSIM11	FSIM10	FSIM9	FSIM8	383
COGxPHR	—	—			PHR	<5:0>			389
COGxPHF	—	—		PHF<5:0>					
COGxPPS	—	—		COG1PPS<5:0>					205, 207
COGxRIS0	RIS7	RIS6	RIS5	RIS4	RIS3	RIS2	RIS1	RIS0	380
COGxRIS1	RIS15	RIS14	RIS13	RIS12	RIS11	RIS10	RIS9	RIS8	380
COGxRSIM0	RSIM7	RSIM6	RSIM5	RSIM4	RSIM3	RSIM2	RSIM1	RSIM0	381
COGxRSIM1	RSIM15	RSIM14	RSIM13	RSIM12	RSIM11	RSIM10	RSIM9	RSIM8	381
COGxSTR	SDATD	SDATC	SDATB	SDATA	STRD	STRC	STRB	STRA	386
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132
RxyPPS	—	_			RxyPP	S<5:0>			205

## TABLE 27-7: SUMMARY OF REGISTERS ASSOCIATED WITH COGx<sup>(1)</sup>

**Legend:** x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by COG. **Note 1:** COG4 is available on PIC16(L)F1777/9 only. The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPxBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various Status conditions.




FIGURE 32-5: SPI MASTER/SLAVE CONNECTION

<b>TABLE 36-27:</b>	I <sup>2</sup> C BUS DATA REQUIREMENTS
---------------------	--


Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions		
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10 MHz		
			SSP module	1.5Tcy	_				
SP101*	TLOW	Clock low time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz		
			SSP module	1.5Tcy	_				
SP102*	SP102* TR SDA and SCL r time	SDA and SCL rise	100 kHz mode	—	1000	ns			
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF		
SP103*	TF	SDA and SCL fall	100 kHz mode	—	250	ns			
	time		400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF		
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns			
			400 kHz mode	0	0.9	μS			
SP107*	TSU:DAT	Data input setup	100 kHz mode	250		ns	(Note 2)		
	time	400 kHz mode	100	—	ns				
SP109*	SP109* TAA	Output valid from	100 kHz mode	—	3500	ns	(Note 1)		
		clock	400 kHz mode	—	_	ns			
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free		
			400 kHz mode	1.3	—	μS	before a new transmission can start		
SP111	Св	Bus capacitive loadir	ng	_	400	pF			

\* These parameters are characterized but not tested.


Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I<sup>2</sup>C bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement Tsu:DAT  $\ge$  250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.


Note: Unless otherwise noted, VIN = 5V, FOSC = 300 kHz, CIN = 0.1  $\mu$ F, TA = 25°C.



**FIGURE 37-85:** ADC 10-bit Mode, Single-Ended INL, VDD = 3.0V, TAD =  $1 \mu$ S.



**FIGURE 37-86:** Temperature Indicator Initial Offset, High Range, Temp. = 20°C, PIC16F1777/8/9 only.



**FIGURE 37-87:** Temperature Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16F1777/8/9 only.






FIGURE 37-89: Temperature Indicator Slope Normalized to 20°C, PIC16F1777/8/9 only.




**FIGURE 37-88:** Temperature Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16LF1773/6 only.



**FIGURE 37-90:** Temperature Indicator Slope Normalized to 20°C, High Range, VDD = 3.6V, PIC16F1777/8/9 only.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1  $\mu$ F, TA = 25°C.



**FIGURE 37-97:** Op Amp, Offset over Common Mode Voltage, VDD = 3.0V, Temp. = 25°C





FIGURE 37-99: Op Amp, Output Slew Rate, Rising Edge, PIC16F1777/8/9 Only.



**FIGURE 37-98:** Op Amp, Offset over Common Mode Voltage, VDD = 5.0V, Temp. = 25°C, PIC16F1777/8/9 Only.






FIGURE 37-100: Op Amp, Output Slew Rate, Falling Edge, PIC16F1777/8/9 Only.



**FIGURE 37-101:** Op Amp, Output Drive Strength, VDD = 5.0V, Temp. = 25°C, PIC16F1777/8/9 Only.



**FIGURE 37-102:** Comparator Hysteresis, NP Mode (CxSP = 1), VDD = 3.0V, Typical Measured Values.