



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1777-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


TABLE 2: PACKAGES

Packages	SPDIP	PDIP	SOIC	SSOP	UQFN	QFN	TQFP
PIC16(L)F1778	•		٠	٠	٠		
PIC16(L)F1777/9		•			٠	٠	•


Note: Pin details are subject to change.

GURE 3:	40-PIN PDIP			
		\bigcirc	40 RB7/ICSPDAT	
	RA0 🗌 2		39 RB6/ICSPCLK	
	RA1 🗌 3		38 RB5	
	RA2 4		37 RB4	
	RA3 🛛 5		36 RB3	
	RA4 🗌 6		35 RB2	
	RA5 🗌 7		34 RB1	
	RE0 🗌 8		33 RB0	
	RE1 🗌 9	6/1	32 VDD	
	RE2 10	11	31 🗌 Vss	
		Ĕ,	30 RD7	
	Vss 12	19(L	29 RD6	
	RA7 🗌 13	PIC16(L)F1777/9	28 RD5	
	RA6 🗌 14	a	27 RD4	
	RC0 🗌 15		26 RC7	
	RC1 16		25 RC6	
	RC2 17		24 RC5	
	RC3 [] 18		23 RC4	
	RD0 🗌 19		22 RD3	
	RD1 20		21 RD2	

FIGURE 4: 40-PIN UQFN (5x5x0.5 mm)



PIC16(L)F1777/8/9



DS40	
0018	
19B-p;	
age 1	
0	

TABLE 4:

40-Pin (U)QFN 44-Pin QFN 44-Pin TQFP High Current 40-Pin PDIP Comparator Modulator EUSART Interrupt Pull-ups Amp Timers Basic PWM MSSP ADC VREF DAC СС ZCD PRG СCР 000 õ å RA0 AN0 C1IN0-CLCIN0⁽¹⁾ IOC 2 17 19 19 _ _ _ _ Υ _ _ _ _ _ _ _ _ C2IN0-C3IN0-C4IN0-C5IN0-C6IN0-C7IN0-C8IN0-C1IN1-CLCIN1(1) RA1 3 18 20 20 AN1 OPA1OUT PRG1IN0 IOC Υ _ _ _ _ _ _ _ _ _ _ _ _ OPA2IN1+ C2IN1-PRG2IN1 OPA2IN1-C3IN1-C4IN1-RA2 4 19 21 21 AN2 DAC1REF0-DAC10UT1 C1IN0+ IOC Υ _ _ _ _ _ _ _ _ _ DAC2REF0-C2IN0+ DAC3REF0-C3IN0+ DAC4REF0-C4IN0+ DAC5REF0-C5IN0+ DAC6REF0-C6IN0+ DAC7REF0-C7IN0+ DAC8REF0-C8IN0+ RA3 5 20 22 22 AN3 DAC1REF0+ C1IN1+ MD1CL⁽¹⁾ IOC Υ _ _ _ _ _ _ _ _ _ _ _ _ _ DAC2REF0+ DAC3REF0+ DAC4REF0+ DAC5REF0+ DAC6REF0+ DAC7REF0+ DAC8REF0+ RA4 6 21 23 23 OPA1IN0+ PRG1R⁽¹⁾ MD1CH⁽¹⁾ IOC Υ _ _ _ _ _ _ _ _ _ _ _ _ RA5 7 22 24 24 AN4 DAC2OUT1 OPA1IN0-PRG1F⁽¹⁾ MD1MOD⁽¹⁾ SS IOC Υ _ _ _ _ _ _ _ _ _ _ _ 14 RA6 29 31 33 C6IN1+ _ _ IOC Υ OSC2 _ _ _ _ _ _ _ _ _ _ _ _ _ CLKOUT RA7 13 28 30 32 _ _ _ _ _ _ _ _ _ _ _ IOC Υ _ OSC1 _ _ _ _ CLKIN CCP8⁽¹⁾ 33 ZCD COG1IN⁽¹⁾ MD4CL⁽¹⁾ RB0 8 8 9 AN12 C2IN1+ IOC Υ HIB0 _ _ _ _ _ _ _ _ _ INT COG2IN⁽¹⁾ RB1 34 MD4CH⁽¹⁾ 9 9 10 AN10 OPA2OUT C1IN3-PRG2IN0 IOC Υ HIB1 _ _ _ _ _ _ _ _ _ _ OPA1IN1+ C2IN3-PRG1IN1 OPA1IN1-C3IN3-PRG4R⁽¹⁾ C4IN3-RB2 35 10 DAC3OUT1 OPA2IN0-PRG4F⁽¹⁾ COG3IN⁽¹⁾ MD4MOD⁽¹⁾ 10 11 AN8 _ _ _ _ _ _ _ _ IOC Υ _ 36 RB3 11 11 12 AN9 OPA2IN0+ C1IN2-MD3CL⁽¹⁾ IOC _ _ _ _ _ _ _ _ _ Υ _ _ C2IN2-C3IN2-RB4 37 12 14 14 AN11 _ _ _ C3IN1+ _ _ _ _ MD3CH⁽¹⁾ _ _ IOC Υ _ _ _ _ Note

1: Default peripheral input. Input can be moved to any other pin with the PPS input selection register.

2: All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

40/44-PIN ALLOCATION TABLE (PIC16(L)F1777/9)

		Input	Output	DN (CONTINUED)
Name	Function	Туре	Туре	Description
RB6/DAC5REF1+/DAC7REF1+/	RB6	TTL/ST	CMOS	General purpose I/O.
C4IN1+/CLCIN2/ICSPCLK	DAC5REF1+	AN	_	DAC5 positive reference.
	DAC7REF1+	AN	_	DAC7 positive reference.
	C4IN1+	AN	_	Comparator 2 positive input.
	CLCIN2 ⁽¹⁾	TTL/ST	_	CLC input 2.
	ICSPCLK	ST	_	Serial Programming Clock.
RB7/C5IN1+/DAC1OUT2/	RB7	TTL/ST	CMOS	General purpose I/O.
	C5IN1+	AN		Comparator 5 positive input.
DAC4OUT2/DAC5OUT2/ DAC7OUT2/T6IN/CLCIN3/	DAC10UT2	—	AN	DAC1 voltage output.
ICSPDAT	DAC2OUT2	—	AN	DAC2 voltage output.
	DAC3OUT2	—	AN	DAC3 voltage output.
	DAC4OUT2	_	AN	DAC4 voltage output.
	DAC5OUT2	—	AN	DAC5 voltage output.
	DAC7OUT2	—	AN	DAC7 voltage output.
	T6IN ⁽¹⁾	TTL/ST		Timer6 gate input.
	CLCIN3 ⁽¹⁾	TTL/ST		CLC input 3.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RC0/DAC5OUT1/T1CKI/T3CKI/	RC0	TTL/ST	CMOS	General purpose I/O.
T3G/SOSCO	DAC5OUT1	—	AN	DAC5 voltage output.
	T1CKI ⁽¹⁾	AN	_	Comparator 4 negative input.
	T3CKI ⁽¹⁾	TTL/ST		Timer3 clock input.
	T3G ⁽¹⁾	TTL/ST		Timer3 gate input.
	SOSCO	—	XTAL	Secondary oscillator output.
RC1/DAC7OUT1/PRG2R/CCP2/	RC1	TTL/ST	CMOS	General purpose I/O.
SOSCI	DAC7OUT1	_	AN	DAC7 voltage output.
	PRG2R ⁽¹⁾	TTL/ST		Ramp generator set_rising input.
	CCP2 ⁽¹⁾	TTL/ST	_	CCP2 capture input.
	SOSCI	XTAL		Secondary oscillator input.
RC2/AN14/C5IN2-/C6IN2-/	RC2	TTL/ST	CMOS	General purpose I/O.
PRG2F/CCP1/T5CKI	AN14	AN		ADC Channel 14 input.
	C5IN2-	AN	_	Comparator 5 negative input.
	C6IN2-	AN		Comparator 6 negative input.
	PRG2F ⁽¹⁾	TTL/ST		Ramp generator set_falling input.
	CCP1 ⁽¹⁾	TTL/ST	_	CCP1 capture input.
	T5CKI ⁽¹⁾	TTL/ST	-	Timer5 clock input.

TABLE 1-2:	PIC16(L)F1778 PINOUT DESCRIPTION (CONTINUED	1
			,

Legend: AN = Analog input or output CMOS = CMOS compatible input or output

= Open-Drain

OD TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C = Schmitt Trigger input with I^2C HP = High Power XTAL = Crystal levels

Note 1: Default peripheral input. Alternate pins can be selected as the peripheral input with the PPS input selection registers.

2: All pin digital outputs default to PORT latch data. Alternate outputs can be selected as the peripheral digital output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

R/W-0/0	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—		COG2IF	ZCDIF	CLC4IF	CLC3IF	CLC2IF	CLC1IF
bit 7	÷						bit
Legend:							
R = Reada		W = Writable		•	nented bit, read		
u = Bit is u		x = Bit is unkr		-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7-6	Unimpleme	nted: Read as '	0'				
bit 5	COG2IF: CO	OG2 Auto-Shutd	own Interrupt	Flag bit			
	1 = Interrupt	1 0					
	•	is not pending					
bit 4		-Cross Detectio	n Interrupt Fla	ag bit			
	1 = Interrupt	is pending is not pending					
bit 3	-	C4 Interrupt Flag	a hit				
bito	1 = Interrupt		g bit				
		is not pending					
bit 2	CLC3IF: CL	C3 Interrupt Flag	g bit				
	1 = Interrupt						
	-	is not pending					
bit 1		C2 Interrupt Flag	g bit				
	1 = Interrupt 0 = Interrupt	is penaing is not pending					
bit 0	-	C1 Interrupt Flag	a bit				
	1 = Interrupt		5 ~				
		is not pending					
Note:	Interrupt flag bits condition occurs, its corresponding	regardless of th	e state of				
	Enable bit, GIE,						
	User software	should ensu					
	appropriate inter prior to enabling a		are clear				
	prior to enabling a	an inten upt.					

REGISTER 7-10: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

D DD0 5 0		PIC	C16(L)F1	778	PIC16(L)F1777/9				
RxyPPS<5:0>	Output Signal	Α	В	С	Α	В	С	D	Е
110001	MD4_out ⁽³⁾				_	•	_	•	
110000	MD3_out		•	٠	_	•	_	•	_
101111	MD2_out	•		•	•		_	•	_
101110	MD1_out	•		•	•		_	•	_
101101	sync_C8OUT ⁽³⁾				_	•	_	•	_
101100	sync_C7OUT ⁽³⁾				_	•	_	•	
101011	sync_C6OUT	•		•	•		_	_	•
101010	sync_C5OUT	•		•	•		_	•	_
101001	sync_C4OUT		•	•	_	•	_	•	_
101000	sync_C3OUT		•	•	_	•	_	•	
100111	sync_C2OUT	•		•	•		_		•
100110	sync_C1OUT	•		•	•		_	•	_
100101	DT		•	•	_	•	•	_	
100100	TX/CK		•	•	_	•	•	_	_
100011	SDO		•	•	_	•	•	_	_
100010	SDA		•	•	_	•	•	_	
100001	SCK/SCL ⁽¹⁾		•	•	_	•	•	_	_
100000	PWM12_out ⁽³⁾				_	•	_	•	_
011111	PWM11_out		•	•	_	•	_	•	
011110	PWM6_out	•		•	•		_	•	_
011101	PWM5_out	•		•	•			•	_
011100	PWM10_out ⁽³⁾				•		•	_	_
011011	PWM9_out	•		•	•	_	•		_
011010	PWM4_out	•		•	•			•	
011001	PWM3_out	•		•	•			_	•
011000	CCP8_out ⁽³⁾				_	•	_	•	
010111	CCP7_out		•	•	_	•	_	•	_
010110	CCP2_out		•	•	_	•	•	_	
010101	CCP1_out		•	•	_	•	•	_	
010100	COG4D ^(1,3)				•			•	_
010011	COG4C ^(1,3)				•			•	
010010	COG4B ^(1,3)				•			_	•
010001	COG4A ^(1,3)					•	•	_	
010000	COG3D ⁽¹⁾	•		•	•		_	•	
001111	COG3C ⁽¹⁾	•		•	•		_	•	
001110	COG3B ⁽¹⁾	•		•	•		_	_	•
001101	COG3A ⁽¹⁾	•	<u> </u>	•		•	•		
001100	COG2D ⁽¹⁾	-	•	•	_	•	_	•	
001011	COG2C ⁽¹⁾		•	•		•	_	•	_
001010	COG2B ⁽¹⁾		•	•		•		•	

TABLE 12-2: AVAILABLE PORTS FOR OUTPUT BY PERIPHERAL⁽²⁾

Note 1: TRIS control is overridden by the peripheral as required.

2: Unsupported peripherals will output a '0'.

3: PIC16(L)F1777/9 only.

20.0 ZERO-CROSS DETECTION (ZCD) MODULE

The ZCD module detects when an A/C signal crosses through the ground potential. The actual zero-crossing threshold is the zero-crossing reference voltage, ZCPINV, which is typically 0.75V above ground.

The connection to the signal to be detected is through a series current limiting resistor. The module applies a current source or sink to the ZCD pin to maintain a constant voltage on the pin, thereby preventing the pin voltage from forward biasing the ESD protection diodes. When the applied voltage is greater than the reference voltage, the module sinks current. When the applied voltage is less than the reference voltage, the module sources current. The current source and sink action keeps the pin voltage constant over the full range of the applied voltage. The ZCD module is shown in the simplified block diagram Figure 20-2.

The ZCD module is useful when monitoring an AC waveform for, but not limited to, the following purposes:

- A/C period measurement
- · Accurate long term time measurement
- Dimmer phase delayed drive
- Low EMI cycle switching

FIGURE 20-2: SIMPLIFIED ZCD BLOCK DIAGRAM


20.1 External Resistor Selection


The ZCD module requires a current limiting resistor in series with the external voltage source. The impedance and rating of this resistor depends on the external source peak voltage. Select a resistor value that will drop all of the peak voltage when the current through the resistor is nominally 300 μ A. Refer to Equation 20-1 and Figure 20-1. Make sure that the ZCD I/O pin internal weak pull-up is disabled so it does not interfere with the current source and sink.

EQUATION 20-1: EXTERNAL RESISTOR



FIGURE 20-1: EXTERNAL VOLTAGE





23.7 PR2 Period Register

The PR2 period register (T2PR) is double-buffered. Software reads and writes the PR2 register. However, the timer uses a buffered PR2 register for operation. Software does not have direct access to the buffered PR2 register. The contents of the PR2 register are transferred to the buffer by any of the following events:

- A write to the TMR2 register
- A write to the TMR2CON register
- When TMR2 = PR2 buffer and the prescaler rolls over
- An external Reset event

23.8 Timer2 Operation During Sleep

When PSYNC = 1, Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and T2PR registers will remain unchanged while processor is in Sleep mode.

When PSYNC = 0, Timer2 will operate in Sleep as long as the clock source selected is also still running. Selecting the LFINTOSC, MFINTOSC, or HFINTOSC oscillator as the timer clock source will keep the selected oscillator running during Sleep.

24.6 CCP/PWM Clock Selection

This device allows each individual CCP and PWM module to select the timer source that controls the module. Each module has an independent selection.

As there are four 8-bit timers with auto-reload (Timer2, Timer4, Timer6 and Timer8). The PWM mode on the CCP and 10-bit PWM modules can use any of these timers.

The CCPTMRS register is used to select which timer is used.

24.7 Register Definitions: CCP/PWM Timers Control

REGISTER 24-5: CCPTMRS1: PWM TIMER SELECTION CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
C8TSEL	C8TSEL<1:0> ⁽¹⁾ C7TSEL<1:0>		C2TSEL<1:0>		C1TSEL<1:0>		
bit 7							bit 0

Legend:			
R = Read	able bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is u	unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is	set	'0' = Bit is cleared	
bit 7-6	11 = CCP8 10 = CCP8 01 = CCP8	0>: CCP8 (PWM8) Timer S B is based off Timer8 in PWI B is based off Timer6 in PWI B is based off Timer4 in PWI	M mode M mode M mode
bit 5-4	C7TSEL<1: 11 = CCP7	B is based off Timer2 in PWN 0>: CCP7 (PWM7) Timer S 7 is based off Timer8 in PWN bis based off Timer8 in PWN	election bits M mode
	01 = CCPT $00 = CCPT$	7 is based off Timer6 in PWI 7 is based off Timer4 in PWI 7 is based off Timer2 in PWI	M mode M mode
bit 3-2	11 = CCP2 10 = CCP2 01 = CCP2	0>: CCP2 (PWM2) Timer S 2 is based off Timer8 in PWI 2 is based off Timer6 in PWI 2 is based off Timer4 in PWI 2 is based off Timer2 in PWI	M mode M mode M mode
bit 1-0	11 = CCP 10 = CCP 01 = CCP	0>: CCP1 (PWM1) Timer S I is based off Timer8 in PWI I is based off Timer6 in PWI I is based off Timer4 in PWI I is based off Timer2 in PWI	M mode M mode M mode
Note 1:	PIC16(L)F1777/	9 only.	

PIC16(L)F1777/8/9

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
_					CTS	<3:0>		321	
EN	_	OUT	FMT		MODE	=<3:0>		319	
Capture/Com	pare/PWM R	egister x (LSB)					320	
Capture/Com	Capture/Compare/PWM Register x (MSB)								
C8TSEL	.<1:0> ⁽¹⁾	C7TSE	L<1:0>	C2TSE	L<1:0>	C1TSE	L<1:0>	323	
P10TSEL	_<1:0>(1)	P9TSE	L<1:0>	P4TSE	EL<1:0>	P3TSE	L<1:0>	323	
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132	
TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133	
OSFIE	C2IE	C1IE	COG1IE	BCL1IE	C4IE	C3IE	CCP2IE	134	
CCP8IE ⁽¹⁾	CCP7IE	COG4IE ⁽¹⁾	COG3IE	C8IE ⁽¹⁾	C7IE ⁽¹⁾	C6IE	C5IE	137	
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139	
OSFIF	C2IF	C1IF	COG1IF	BCL1IF	C4IF	C3IF	CCP2IF	140	
CCP8IF ⁽¹⁾	CCP7IF	COG4IF ⁽¹⁾	COG3IF	C8IF ⁽¹⁾	C7IF ⁽¹⁾	C6IF	C5IF	143	
Timer2 Perio	d Register							287*	
ON		CKPS<2:0>			OUTP	S<3:0>		307	
Timer2 Modu	le Register							287	
Timer4 Perio	d Register							287*	
ON		CKPS<2:0>				307			
Timer4 Modu	le Register							287	
Timer6 Perio	d Register							287*	
ON		CKPS<2:0>			307				
Timer6 Modu	Timer6 Module Register								
								287*	
ON	-	CKPS<2:0> OUTPS<3:0>						307	
Timer8 Modu	le Register			1				287	
	EN Capture/Com Capture/Com Capture/Com Capture/Com C8TSEL P10TSEL GIE TMR1GIE OSFIE CCP8IE ⁽¹⁾ TMR1GIF OSFIF CCP8IF ⁽¹⁾ TIME12 Perio ON Timer2 Perio ON Timer4 Perio ON Timer4 Perio ON Timer6 Perio ON Timer6 Perio ON	Image: Additional and the section of the sectin of the section of the sectin of the section of the sec	Image: Constant of the second state of the second	Image: constant of the section of	Image: Constraint of the second state of the seco	Image: constraint of the second se	Image: constraint of the second se	Image: constraint of the section o	

TABLE 24-4: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

* Page provides register information.

Note 1: PIC16(L)F1777/9 only.

EXAMPLE 27-1: TIMER UNCERTAINTY

Given: Count = Ah = 10d

$$F_{COG_Clock} = 8MHz$$

Therefore:

$$T_{\text{uncertainty}} = \frac{1}{F_{COG_clock}}$$

$$= \frac{1}{8MHz} = 125ns$$

Proof:

$$T_{\min} = \frac{Count}{F_{COG_clock}}$$
$$= 125ns \bullet 10d = 1.25 \mu s$$

$$T_{\max} = \frac{Count + 1}{F_{COG_clock}}$$

$$= 125ns \bullet (10d+1)$$

 $= 1.375 \mu s$

Therefore:

$$T_{\text{uncertainty}} = T_{\text{max}} - T_{\text{min}}$$
$$= 1.375 \mu s - 1.25 \mu s$$
$$= 125 ns$$

27.10 Auto-Shutdown Control

Auto-shutdown is a method to immediately override the COG output levels with specific overrides that allow for safe shutdown of the circuit.

The shutdown state can be either cleared automatically or held until cleared by software. In either case, the shutdown overrides remain in effect until the first rising event after the shutdown is cleared.

27.10.1 SHUTDOWN

The shutdown state can be entered by either of the following two mechanisms:

- Software generated
- External Input

27.10.1.1 Software Generated Shutdown

Setting the ASE bit of the COGxASD0 register (Register 27-11) will force the COG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist until the first rising event after the ASE bit is cleared by software.

When auto-restart is enabled, the ASE bit will clear automatically and resume operation on the first rising event after the shutdown input clears. See Figure 27-15 and **Section 27.10.3.2 "Auto-Restart"**.

27.10.1.2 External Shutdown Source

External shutdown inputs provide the fastest way to safely suspend COG operation in the event of a Fault condition. When any of the selected shutdown inputs go true, the output drive latches are reset and the COG outputs immediately go to the selected override levels without software delay.

Any combination of the input sources can be selected to cause a shutdown condition. Shutdown occurs when the selected source is low. Shutdown input sources include:

- Any input pin selected with the COGxINPPS
- controlComparator 1
- Comparator 1
 Comparator 2
- Comparator 2
 Comparator 3
- Comparator 3
 Comparator 4
- CLC2 output/CLC4 output
- Timer2 output/Timer6 output
- Timer4 output/Timer8 output

Shutdown inputs are selected independently with bits of the COGxASD1 register (Register 27-12).

Note:	Shutdown inputs are level sensitive, not edge sensitive. The shutdown state cannot be cleared as long as the shutdown input level persists, except by
	disabling auto-shutdown,

27.10.2 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown is active, are controlled by the ASDAC<1:0> and ASDBC<1:0> bits of the COGxASD0 register (Register 27-11). ASDAC<1:0> controls the COGxA and COGxC override levels and ASDBC<1:0> controls the COGxB and COGxD override levels. There are four override options for each output pair:

- Forced low
- Forced high
- Tri-state
- PWM inactive state (same state as that caused by a falling event)

Note: The polarity control does not apply to the forced low and high override levels but does apply to the PWM inactive state.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N	
bit 7							bit	
Legend:								
R = Readable		W = Writable		•	nented bit, read			
u = Bit is unc	•	x = Bit is unk		-n/n = Value a	at POR and BO	R/Value at all c	ther Resets	
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7	G4D4T: Gat	e 4 Data 4 True	(non-inverted)) bit				
		ated into g4 not gated into g4	Ļ					
bit 6	G4D4N: Gat	te 4 Data 4 Neg	ated (inverted)) bit				
		gated into g4						
		not gated into ga						
bit 5		e 4 Data 3 True	(non-inverted)) bit				
		ated into g4 ot gated into g4	L					
bit 4		•) bit				
	G4D3N: Gate 4 Data 3 Negated (inverted) bit 1 = d3N is gated into g4							
		not gated into ga	1					
bit 3	G4D2T: Gat	e 4 Data 2 True	(non-inverted)) bit				
		ated into g4						
	0 = d2T is n	ot gated into g4	ŀ					
bit 2	G4D2N: Gat	te 4 Data 2 Neg	ated (inverted)) bit				
		gated into g4						
L 11 A		not gated into ga		N 1. 11				
bit 1		e 4 Data 1 True	(non-inverted)) DIT				
		ated into g4 ot gated into g4	L					
bit 0		te 4 Data 1 Neg) bit				
		gated into g4		, ~				
	0 = d1N is r							

REGISTER 28-10: CLCxGLS3: GATE 4 LOGIC SELECT REGISTER

RTSS<3:0>/ FTSS<3:0>	PRG1 Timing Source	PRG2 Timing Source	PRG3 Timing Source	PRG4 Timing Source ⁽²⁾	
1111	Reserved	Reserved	PWM12_output ⁽²⁾	PWM12_output	
1110	Reserved	Reserved	PWM11_output	PWM11_output	
1101	LC2_out	LC2_out	PWM6_output	PWM6_output	
1100	LC1_out	LC1_out PWM5_out		PWM5_output	
1011	PWM10_output ⁽²⁾	PWM10_output ⁽²⁾	Reserved	Reserved	
1010	PWM9_output	PWM9_output	Reserved	Reserved	
1001	PWM4_output	PWM4_output	LC4_out ⁽²⁾	LC4_out	
1000	PWM3_output	PWM3_output	LC3_out	LC3_out	
0111	PRGxR/PRGxF Pin ⁽¹⁾	PRGxR/PRGxF Pin ⁽¹⁾	PRGxR/PRGxF Pin ⁽¹⁾	PRGxR/PRGxF Pin ⁽¹⁾	
0110	Reserved	Reserved	sync_C7OUT ⁽²⁾	sync_C7OUT	
0101	Reserved	Reserved	sync_C6OUT	sync_C6OUT	
0100	Reserved	Reserved	sync_C5OUT	sync_C5OUT	
0011	sync_C4OUT	sync_C4OUT	Reserved	Reserved	
0010	sync_C3OUT	sync_C3OUT	Reserved	Reserved	
0001	sync_C2OUT	sync_C2OUT	Reserved	Reserved	
0000	sync_C1OUT	sync_C1OUT	Reserved	Reserved	

TABLE 30-5 :	PROGRAMMABLE RAMP GENERATOR TIMING SOURCES
---------------------	--

Note 1: Input pin is selected with the PRGxRPPS or PRGxFPPS register.

2: PIC16(L)F1777/9 only.

32.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low, effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCL.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

32.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the ninth falling edge of SCL.
 - Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the ninth falling edge of SCL. It is now always cleared for read requests.

32.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

32.5.6.3 Byte NACKing

When AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the eighth falling edge of SCL for a received matching address byte. When DHEN bit of SSPxCON3 is set; CKP is cleared after the eighth falling edge of SCL for received data.

Stretching after the eighth falling edge of SCL allows the slave to look at the received address or data and decide if it wants to ACK the received data.

32.5.6.4 Clock Synchronization and the CKP Bit

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 32-23).




FIGURE 32-23: CLOCK SYNCHRONIZATION TIMING

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—		ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	177
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	182
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	—	187
BAUD1CON	ABDOVF	RCIDL	-	SCKP	BRG16	—	WUE	ABDEN	505
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139
RC1REG	EUSART Receive Data Register							498*	
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	504
RxyPPS	RxyPPS<5:0>						205		
SP1BRGL	SP1BRG<7:0>						506		
SP1BRGH	SP1BRG<15:8>						506		
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	176
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	181
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	186
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	503

TABLE 33-2:	SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION	
-------------	---	--

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous reception.

* Page provides register information.

33.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXxSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXxSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCxSTA register enables the EUSART.

33.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see **Section 33.5.1.3 "Synchronous Master Transmission")**, except in the case of the Sleep mode.

If two words are written to the TXxREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXxREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXxREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- 5. If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.

- 33.5.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXxREG register.

36.2 Standard Operating Conditions

The standard operating co	onditions for any device are defined as:	
Operating Voltage: Operating Temperature:	$\label{eq:VDDMAX} \begin{split} V \text{DDMIN} &\leq V \text{DD} \leq V \text{DDMAX} \\ T \text{A}_{\text{MIN}} &\leq T \text{A}_{\text{MAX}} \end{split}$	
VDD — Operating Supply	y Voltage ⁽¹⁾	
PIC16LF1777/8/9		
VDDMIN (F	Fosc \leq 16 MHz)	+1.8V
VDDMIN (F	Fosc > 16 MHz)	+2.5V
VDDMAX		+3.6V
PIC16F1777/8/9		
VDDMIN (F	Fosc \leq 16 MHz)	+2.3V
VDDMIN (F	Fosc > 16 MHz)	+2.5V
VDDMAX		+5.5V
TA — Operating Ambient	it Temperature Range	
Industrial Temperat	ture	
Та_міл		40°C
Та_мах		+85°C
Extended Temperat	iture	
TA_MIN		40°C
Та_мах		+125°C
Note 1: See Paramete	er D001, DS Characteristics: Supply Voltage.	

37.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Unless otherwise noted, all graphs apply to both the L and LF devices.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum", "Max.", "Minimum" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.

PIC16(L)F1777/8/9

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 37-121: DAC DNL Error, VDD = 3.0V, VREF = External 3V.




FIGURE 37-122: DAC INL Error, VDD = 3.0V, VREF = External 3V.




FIGURE 37-123: DAC DNL Error, VDD = 5.0V, VREF = External 5V, PIC16F1777/8/9 Only.




FIGURE 37-125: Absolute Value of DAC DNL Error, VDD = 3.0V, VREF = VDD.




FIGURE 37-124: Typical DAC INL Error, VDD = 5.0V, VREF = External 5V, PIC16F1777/8/9 Only.




FIGURE 37-126: Absolute Value of DAC INL Error, VDD = 3.0V, VREF = VDD.