

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1777t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Input	Output	DN (CONTINUED)
Name	Function	Туре	Туре	Description
RB6/DAC5REF1+/DAC7REF1+/	RB6	TTL/ST	CMOS	General purpose I/O.
C4IN1+/CLCIN2/ICSPCLK	DAC5REF1+	AN	_	DAC5 positive reference.
	DAC7REF1+	AN	_	DAC7 positive reference.
	C4IN1+	AN	_	Comparator 2 positive input.
	CLCIN2 <sup>(1)</sup>	TTL/ST	_	CLC input 2.
	ICSPCLK	ST	_	Serial Programming Clock.
RB7/C5IN1+/DAC1OUT2/	RB7	TTL/ST	CMOS	General purpose I/O.
	C5IN1+	AN		Comparator 5 positive input.
DAC4OUT2/DAC5OUT2/ DAC7OUT2/T6IN/CLCIN3/	DAC10UT2	—	AN	DAC1 voltage output.
ICSPDAT	DAC2OUT2	—	AN	DAC2 voltage output.
	DAC3OUT2	—	AN	DAC3 voltage output.
	DAC4OUT2	_	AN	DAC4 voltage output.
	DAC5OUT2	—	AN	DAC5 voltage output.
	DAC7OUT2	—	AN	DAC7 voltage output.
	T6IN <sup>(1)</sup>	TTL/ST		Timer6 gate input.
	CLCIN3 <sup>(1)</sup>	TTL/ST		CLC input 3.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RC0/DAC5OUT1/T1CKI/T3CKI/	RC0	TTL/ST	CMOS	General purpose I/O.
T3G/SOSCO	DAC5OUT1	—	AN	DAC5 voltage output.
	T1CKI <sup>(1)</sup>	AN	_	Comparator 4 negative input.
	T3CKI <sup>(1)</sup>	TTL/ST		Timer3 clock input.
	T3G <sup>(1)</sup>	TTL/ST		Timer3 gate input.
	SOSCO	—	XTAL	Secondary oscillator output.
RC1/DAC7OUT1/PRG2R/CCP2/	RC1	TTL/ST	CMOS	General purpose I/O.
SOSCI	DAC7OUT1	_	AN	DAC7 voltage output.
	PRG2R <sup>(1)</sup>	TTL/ST		Ramp generator set_rising input.
	CCP2 <sup>(1)</sup>	TTL/ST	_	CCP2 capture input.
	SOSCI	XTAL		Secondary oscillator input.
RC2/AN14/C5IN2-/C6IN2-/	RC2	TTL/ST	CMOS	General purpose I/O.
PRG2F/CCP1/T5CKI	AN14	AN		ADC Channel 14 input.
	C5IN2-	AN	_	Comparator 5 negative input.
	C6IN2-	AN		Comparator 6 negative input.
	PRG2F <sup>(1)</sup>	TTL/ST		Ramp generator set_falling input.
	CCP1 <sup>(1)</sup>	TTL/ST	_	CCP1 capture input.
	T5CKI <sup>(1)</sup>	TTL/ST	-	Timer5 clock input.

TABLE 1-2:	PIC16(L)F1778 PINOUT DESCRIPTION (	CONTINUED	1
			,

Legend: AN = Analog input or output CMOS = CMOS compatible input or output

= Open-Drain

OD TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C$  = Schmitt Trigger input with  $I^2C$ HP = High Power XTAL = Crystal levels

Note 1: Default peripheral input. Alternate pins can be selected as the peripheral input with the PPS input selection registers.

2: All pin digital outputs default to PORT latch data. Alternate outputs can be selected as the peripheral digital output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

# PIC16(L)F1777/8/9

## 3.4.5 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-17 can be addressed from any Bank.

IADLE	. 5-17.										
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0-31											
x00h or x80h	INDF0		Addressing this location uses contents of FSR0H/FSR0L to address data memory not a physical register)								uuuu uuuu
x01h or x81h	INDF1		ng this locat /sical regist		ontents of F	SR1H/FSR	1L to addr	ess data n	nemory	XXXX XXXX	uuuu uuuu
x02h or x82h	PCL	Program	Counter (P	C) Least Si	ignificant By	rte				0000 0000	0000 0000
x03h or x83h	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
x04h or x84h	FSR0L	Indirect D	Indirect Data Memory Address 0 Low Pointer								uuuu uuuu
x05h or x85h	FSR0H	Indirect D	ata Memor	y Address	0 High Poin	ter				0000 0000	0000 0000
x06h or x86h	FSR1L	Indirect D	ata Memor	y Address	1 Low Point	er				0000 0000	uuuu uuuu
x07h or x87h	FSR1H	Indirect D	ata Memor	y Address	1 High Poin	ter				0000 0000	0000 0000
x08h or x88h	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
x09h or x89h	WREG	Working Register								0000 0000	uuuu uuuu
x0Ah or x8Ah	PCLATH	_	— Write Buffer for the upper 7 bits of the Program Counter								-000 0000
x0Bh or x8Bh	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000

### TABLE 3-17: CORE FUNCTION REGISTERS SUMMARY<sup>(1)</sup>

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

**Note 1:** These registers can be addressed from any bank.

					•	,				
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
Banl	k 14									
70Ch	—	Unimplemented								_
70Dh	COG2PHR	—	_	COG Rising Edge	Phase Delay Cou	int Register				00 0000
70Eh	COG2PHF	—		COG Falling Edge	e Phase Delay Cou	unt Register				00 0000
70Fh	COG2BLKR	—		COG Rising Edge	Blanking Count R	legister				00 0000
710h	COG2BLKF	—		COG Falling Edge	e Blanking Count F	Register				00 0000
711h	COG2DBR	—		COG Rising Edge	Dead-band Coun	t Register				00 0000
712h	COG2DBF	—		COG Falling Edge	e Dead-band Coun	it Register				00 0000
713h	COG2CON0	EN	LD	_	CS<	:1:0>		MD<2:0>		00-0 0000

\_

RIS4

RIS12

RSIM4

RSIM12

FIS4

FIS12

FSIM4

FSIM12

AS4E

SDATA

POLD

RIS3

RIS11

RSIM3

RSIM11

FIS3

FIS11

FSIM3

FSIM11

AS3E

STRD

ASDAC<1:0>

POLC

RIS2

RIS10

RSIM2

RSIM10

FIS2

FIS10

FSIM2

FSIM10

AS2E

STRC

POLB

RIS1

RIS9

RSIM1

RSIM9

FIS1

FIS9

FSIM1

FSIM9

\_

AS1E

STRB

POLA

RIS0

RIS8

RSIM0

RSIM8

FIS0

FIS8

FSIM0

FSIM8

\_

AS0E

STRA

00-- 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0001 01--

0000 0000

0000 0000

#### TABLE 3-18: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

FDBS

RIS6

RIS14

RSIM6

RSIM14

FIS6

FIS14

FSIM6

FSIM14

ARSEN

AS6E

SDATC

\_

RIS5

RIS13

RSIM5

RSIM13

FIS5

FIS13

FSIM5

FSIM13

AS5E

SDATB

ASDBD<1:0>

**Legend:** x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved.Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: Unimplemented on PIC16LF1777/8/9.

RDBS

RIS7

RIS15

RSIM7

RSIM15

FIS7

FIS15

FSIM7

FSIM15

ASE

AS7E

SDATD

3: Unimplemented on PIC16(L)F1778.

714h

715h

716h

717h

718h

719h

71Ah

71Bh

71Ch

71Dh

71Eh

COG2CON1

COG2RIS0

COG2RIS1

COG2RSIM0

COG2RSIM1

COG2FIS0

COG2FIS1

COG2FSIM0

COG2FSIM1

COG2ASD0

COG2ASD1

71Fh COG2STR

Value on all other Resets

--00 0000 --00 0000 --00 0000 --00 0000 --00 0000 00-0 0000

00-- 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0001 01--

0000 0000

0000 0000

U-1 —	U-1	U-1	U-1	BORV <sup>(3)</sup> R/P-1	STVREN R/P-1	PLLEN bit : R/P-1
it		U-1 —	U-1	R/P-1	R/P-1	
it	U-1	U-1	U-1	R/P-1	R/P-1	R/P-1
it	U-1	U-1	U-1	R/P-1	R/P-1	R/P-1
	_	_	_			
				PPS1WAY	WRT<	<1:0>
						bit
	D - Dro ana mara			nted bit wood oo	(4)	
	P = Programma	idie dit	•	ented bit, read as		
ed	'1' = Bit is set		-n = value when	n blank or after B	uik Erase	
<b>LVP:</b> Low-Volta 1 = ON 0 = OFF	age Programming Low-voltage prog High-voltage on I	ramming enable		ming		
<b>DEBUG</b> : In-Cit 1 = OFF 0 = ON	In-Circuit Debugg	ger disabled, ICS		-		
<b>LPBOR:</b> Low- 1 = OFF 0 = ON	Low-Power Brow	n-out Reset is d				
<b>BORV:</b> Brown- 1 = LO 0 = HI	Brown-out Reset	voltage (VBOR),				
<b>STVREN:</b> Stat 1 = ON 0 = OFF	Stack Overflow o	r Underflow will	cause a Reset	et		
<b>PLLEN:</b> PLL E 1 = ON 0 = OFF	nable bit 4xPLL enabled 4xPLL disabled					
<b>ZCD</b> : ZCD Ena 1 = OFF 0 = ON	ZCD disabled. Z		led by setting the	ZCDSEN bit of 2	ZCDCON	
Unimplement	ed: Read as '1'					
<b>PPS1WAY</b> : PP 1 = ON 0 = OFF	The PPSLOCK b is set, all future of	it can only be se hanges to PPS	et once after an u registers are prev	vented		
4 kW Flash me 11 = O 10 = B 01 = H 00 = A 8 kW Flash me 11 = O 10 = B 01 = H	Emory (PIC16(L)F           FF         Write p           OOT         0000h           ALF         0000h           LL         0000h           emory (PIC16(L)F           FF         Write p           OOT         0000h           emory (PIC16(L)F           FF         Write p           OOT         0000h           ALF         0000h	1764/8) protection off to 01FFh write p to 07FFh write p to 0FFFh write p <u>1765/9)</u> protection off to 01FFh write p to 0FFFh write p	protected, 0200h protected, 0800h protected, no ado protected, 0200h protected, 1000h	to 0FFFh may be lresses may be n to 1FFFh may be to 1FFFh may be	e modified by PM nodified by PMCC e modified by PMC e modified by PM e modified by PM	CON control DN control CON control CON control
	0 = OFF DEBUG: In-Ci 1 = OFF 0 = ON LPBOR: Low-1 1 = OFF 0 = ON BORV: Brown-1 1 = LO 0 = HI STVREN: Stact 1 = ON 0 = OFF PLLEN: PLL E 1 = ON 0 = OFF ZCD: ZCD End 1 = OFF 0 = ON Unimplemente PPS1WAY: PF 1 = ON 0 = OFF WRT<1:0>: FI 4 kW Flash me 11 = O 10 = B 01 = H 00 = A kW Flash me 11 = O 10 = B 01 = H 00 = A LVP bit cannot	0 = OFF High-voltage on I DEBUG: In-Circuit Debugger Mo 1 = OFF In-Circuit Debugger 0 = ON In-Circuit Debugge LPBOR: Low-Power BOR Enab 1 = OFF Low-Power BOR Enab 1 = OFF Low-Power BOR Enab 1 = OFF Low-Power Brow BORV: Brown-out Reset Voltage 1 = LO Brown-out Reset Voltage 1 = LO Brown-out Reset STVREN: Stack Overflow/Undet 1 = ON Stack Overflow o 0 = OFF 4xPLL enabled 1 = ON 4xPLL enabled 2CD: ZCD Enable bit 1 = OFF ZCD disabled. ZC 0 = ON ZCD always enal Unimplemented: Read as '1' PPS1WAY: PPSLOCK Bit One-V 1 = ON The PPSLOCK bi is set, all future c 0 = OFF The PPSLOCK bi 0 = OFF The PPSLOCK bi 0 = OFF Write p 10 = BOOT 0000h 01 = HALF 0000h 00 = ALL 0000h 1 = OAL 0000h 1 = HALF 0000h 00 = ALL 0000h	0 = OFF High-voltage on MCLR must be u DEBUG: In-Circuit Debugger Mode bit <sup>(2)</sup> 1 = OFF In-Circuit Debugger disabled, ICS 0 = ON In-Circuit Debugger enabled, ICS LPBOR: Low-Power BOR Enable bit 1 = OFF Low-Power Brown-out Reset is d 0 = ON Low-Power Brown-out Reset is d 0 = ON Low-Power Brown-out Reset is d 0 = ON Low-Power Brown-out Reset is d 1 = LO Brown-out Reset Voltage Selection bit <sup>(3)</sup> 1 = LO Brown-out Reset voltage (VBOR), 0 = HI Brown-out Reset voltage (VBOR), STVREN: Stack Overflow/Underflow Reset Enall 1 = ON Stack Overflow/Underflow Reset Enall 1 = ON Stack Overflow or Underflow will 0 = OFF Stack Overflow or Underflow will PLLEN: PLL Enable bit 1 = ON 4xPLL enabled 0 = OFF 4xPLL disabled ZCD: ZCD Enable bit 1 = OFF ZCD disabled. ZCD can be enabled 0 = OFF ZCD always enabled Unimplemented: Read as '1' PPS1WAY: PPSLOCK Bit One-Way Set Enable 1 = ON The PPSLOCK bit can only be set is set, all future changes to PPS 0 = OFF The PPSLOCK bit can be set and WRT<1:0>: Flash Memory Self-Write Protection off 10 = BOOT 0000h to 01FFh write p 01 = HALF 0000h to 07FFh write p 01 =	0 = OFF High-voltage on MCLR must be used for program <b>DEBUG</b> : In-Circuit Debugger Mode bit <sup>(2)</sup> 1 = OFF In-Circuit Debugger enabled, ICSPCLK and ICSP 0 = ON In-Circuit Debugger enabled, ICSPCLK and ICSP <b>LPBOR</b> : Low-Power BOR Enable bit 1 = OFF Low-Power Brown-out Reset is disabled 0 = ON Low-Power Brown-out Reset is enabled <b>BORV</b> : Brown-out Reset Voltage Selection bit <sup>(3)</sup> 1 = LO Brown-out Reset voltage (VBOR), low trip point sel 0 = HI Brown-out Reset voltage (VBOR), high trip point sel 0 = HI Brown-out Reset voltage (VBOR), high trip point sel 0 = OFF Stack Overflow/Underflow Reset Enable bit 1 = ON Stack Overflow or Underflow will cause a Reset <b>PLLEN</b> : PLL Enable bit 1 = ON 4xPLL enabled 0 = OFF 4xPLL disabled <b>ZCD</b> : ZCD Enable bit 1 = OFF ZCD disabled. ZCD can be enabled by setting the 0 = ON ZCD always enabled Unimplemented: Read as '1' <b>PPS1WAY</b> : PPSLOCK Bit One-Way Set Enable bit 1 = ON The PPSLOCK bit can only be set once after an u is set, all future changes to PPS registers are previoned by the protection bits 4 kW Flash memory (PIC16(L)E1764/8) 11 = OFF Write protection off 10 = BOOT 0000h to 01FFh write protected, 0200h 01 = HALF 0000h to 07FFh write protected, 0200h 00 = ALL 0000h to 01FFh write protected, 0200h 01 = HALF 0000h to 01FFh write pro	0 = OFF       High-voltage on MCLR must be used for programming         DEBUG:       In-Circuit Debugger Mode bit <sup>(2)</sup> 1 = OFF       In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are general         0 = ON       In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicate         LPBOR:       Low-Power BOR Enable bit         1 = OFF       Low-Power BOR Enable bit         1 = OFF       Low-Power Brown-out Reset is disabled         0 = ON       Low-Power Brown-out Reset is enabled         BORY:       Brown-out Reset voltage (VBOR), low trip point selected         0 = HI       Brown-out Reset voltage (VBOR), high trip point selected         0 = OFF       Stack Overflow/Underflow Reset Enable bit         1 = ON       Stack Overflow or Underflow will cause a Reset         0 = OFF       Stack Overflow or Underflow will not cause a Reset         0 = OFF       Stack Overflow or Underflow will not cause a Reset         0 = OFF       AxPLL enable bit         1 = ON       4xPLL disabled         ZCD:       ZCD Enable bit         1 = OFF       ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of 2         0 = ON       ZCD always enabled         Unimplemented: Read as '1'         PPS1WAY: PPSLOCK bit One-Way Set Enable bit         1 = ON       The PPSLOCK bit ca	0 = OFF       High-voltage on MCLR must be used for programming         DEBUG: In-Circuit Debugger Mode bit <sup>(2)</sup> 1 = OFF       In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are general purpose I/O pins         0 = ON       In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicated to the debugge         LPBOR: Low-Power BCR Enable bit       1         1 = OFF       Low-Power Brown-out Reset is disabled         0 = ON       Low-Power Brown-out Reset is disabled         0 = ON       Low-Power Brown-out Reset is enabled         BORV: Brown-out Reset Voltage Selection bit <sup>(3)</sup> 1         1 = LO       Brown-out Reset voltage (VBOR), low trip point selected         0 = HI       Brown-out Reset voltage (VBOR), ligh trip point selected         0 = HI       Brown-out Reset voltage (VBOR), ligh trip point selected         1 = ON       Stack Overflow or Underflow will cause a Reset         0 = OFF       Stack Overflow or Underflow will not cause a Reset         1 = ON       AxPLL enabled         2CD: ZCD Enable bit       1         1 = OF       ZCD always enabled         Unimplemented: Read as '1'       PPS1WAY: PPSLOCK Bit Con only be set once after an unlocking sequence is executed; or is set, all future changes to PPS registers are prevented         0 = OFF       The PPSLOCK bit can only be set once after an unlocking sequence is executed; or is set, al

#### REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

and programmers. For normal device operation, this bit should be maintained as a '1'.

3: See VBOR parameter for specific trip point voltages.

					-		-	-	-
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	177
INLVLA	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	178
LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	176
ODCONA	ODA7	ODA6	ODA5	ODA4	ODA3	ODA2	ODA1	ODA0	178
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			274
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	176
SLRCONA	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0	178
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	176
WPUA	WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	177

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8			FCMEN	IESO	CLKOUTEN	BOREN<1:0>			95
CONFIGI	7:0	CP	MCLRE	PWRTE	RTE WDTE<1:0> FOSC<2:0>		>	95		

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

#### REGISTER 11-30: WPUD: WEAK PULL-UP PORTD REGISTER

Legend:							
bit 7							bit 0
WPUD7	WPUD6	WPUD5	WPUD4	WPUD3	WPUD2	WPUD1	WPUD0
R/W-1/1							

3		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 WPUD<7:0>: Weak Pull-up Register bits<sup>(1, 2)</sup> 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION\_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

#### REGISTER 11-31: ODCOND: PORTD OPEN-DRAIN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODD7    | ODD6    | ODD5    | ODD4    | ODD3    | ODD2    | ODD1    | ODD0    |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Legend: |         |         |         |         |         |         |         |

Ecgenia.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ODD<7:0>:** PORTD Open-Drain Enable bits

For RD<7:0> pins

- 1 = Port pin operates as open-drain drive (sink current only)
- 0 = Port pin operates as standard push-pull drive (source and sink current)

#### REGISTER 16-3: ADCON2: ADC CONTROL REGISTER 2

	ged           Unimplemen           TRIGSEL<5:0           101101 = PW           10100 = PW           10101 = PW           10101 = PW           10100 = PW           100101 = PW           100010 = PW           100010 = PW           100011 = PW           100011 = PW           100010 = PW           100010 = PW           100010 = PW	W = Writable bit x = Bit is unknow '0' = Bit is cleare ted: Read as '0' D>: Auto-Conversio VM12 – OF12_mato VM12 – PH12_mato VM12 – DC12_mato VM12 – DC12_mato VM11 – OF11_mato VM11 – PH11_mato VM11 – PH11_mato VM11 – DC11_mato VM11 – OF6_match VM6 – PH6_match VM6 – DC6_match	vn n Trigger Sele ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup>	U = Unimpleme -n/n = Value at	L<5:0> <sup>(1)</sup> ented bit, read as POR and BOR/\	Resets
egend: = Readable bit = Bit is unchang ' = Bit is set it 7-6 it 5-0	ged           Unimplemen           TRIGSEL<5:0           101101 = PW           10100 = PW           10101 = PW           10101 = PW           10100 = PW           100101 = PW           100010 = PW           100010 = PW           100011 = PW           100011 = PW           100010 = PW           100010 = PW           100010 = PW	x = Bit is unknov '0' = Bit is cleare ted: Read as '0' D>: Auto-Conversio /M12 – OF12_matc /M12 – PR12_matc /M12 – PR12_matc /M12 – DC12_matc /M11 – OF11_matc /M11 – PH11_matc /M11 – PR11_matc /M11 – DC11_matc /M11 – DC11_matc /M6 – OF6_match /M6 – PR6_match	vn n Trigger Sele ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup>	-n/n = Value at	-	
e = Readable bit = Bit is unchang ' = Bit is set it 7-6 it 5-0	ged           Unimplemen           TRIGSEL<5:0	x = Bit is unknov '0' = Bit is cleare ted: Read as '0' D>: Auto-Conversio /M12 – OF12_matc /M12 – PR12_matc /M12 – PR12_matc /M12 – DC12_matc /M11 – OF11_matc /M11 – PH11_matc /M11 – PR11_matc /M11 – DC11_matc /M11 – DC11_matc /M6 – OF6_match /M6 – PR6_match	vn n Trigger Sele ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup>	-n/n = Value at	-	Resets
e = Readable bit = Bit is unchang ' = Bit is set it 7-6 it 5-0	ged           Unimplemen           TRIGSEL<5:0	x = Bit is unknov '0' = Bit is cleare ted: Read as '0' D>: Auto-Conversio /M12 – OF12_matc /M12 – PR12_matc /M12 – PR12_matc /M12 – DC12_matc /M11 – OF11_matc /M11 – PH11_matc /M11 – PR11_matc /M11 – DC11_matc /M11 – DC11_matc /M6 – OF6_match /M6 – PR6_match	vn n Trigger Sele ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup>	-n/n = Value at	-	Resets
= Bit is unchang ' = Bit is set it 7-6 it 5-0	ged           Unimplemen           TRIGSEL<5:0	x = Bit is unknov '0' = Bit is cleare ted: Read as '0' D>: Auto-Conversio /M12 – OF12_matc /M12 – PR12_matc /M12 – PR12_matc /M12 – DC12_matc /M11 – OF11_matc /M11 – PH11_matc /M11 – PR11_matc /M11 – DC11_matc /M11 – DC11_matc /M6 – OF6_match /M6 – PR6_match	vn n Trigger Sele ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup>	-n/n = Value at	-	Resets
' = Bit is set it 7-6 it 5-0	Unimplemen TRIGSEL<5: 101101 = PW 10100 = PW 10101 = PW 101001 = PW 101000 = PW 100101 = PW 100111 = PW 100101 = PW 100101 = PW 100011 = PW 100011 = PW 100011 = PW	'0' = Bit is cleare ted: Read as '0' D:: Auto-Conversio /M12 – OF12_mato /M12 – PH12_mato /M12 – DC12_mato /M12 – DC12_mato /M11 – OF11_mato /M11 – PH11_mato /M11 – DC11_mato /M11 – DC11_mato /M10 – OF6_match /M6 – PH6_match	n Trigger Sele <sub>Sh</sub> (2) <sub>Sh</sub> (2) <sub>Sh</sub> (2) <sub>Sh</sub> (2) <sub>Sh</sub> (2) <sub>Sh</sub> (2) <sub>Sh</sub> (2) <sub>Sh</sub>			Resets
it 7-6 it 5-0	TRIGSEL<5:0 101101 = PW 101100 = PW 101011 = PW 101001 = PW 101000 = PW 100101 = PW 100111 = PW 100101 = PW 100101 = PW 100011 = PW 100010 = PW 100001 = PW	ted: Read as '0' >: Auto-Conversio /M12 – OF12_mato /M12 – PH12_mato /M12 – DC12_mato /M11 – OF11_mato /M11 – PH11_mato /M11 – PR11_mato /M11 – DC11_mato /M11 – DC11_mato /M6 – PH6_match /M6 – PR6_match	n Trigger Sele <sub>2</sub> h(2) <sub>2</sub> h(2) <sub>2</sub> h(2) <sub>2</sub> h(2) <sub>2</sub> h(2) <sup>1</sup> <sup>1</sup> <sup>1</sup> <sup>1</sup>	ction bits <sup>(1)</sup>		
it 5-0	TRIGSEL<5:0 101101 = PW 101100 = PW 101011 = PW 101001 = PW 101000 = PW 100101 = PW 100111 = PW 100101 = PW 100101 = PW 100011 = PW 100010 = PW 100001 = PW	<b>D&gt;:</b> Auto-Conversio /M12 – OF12_mato /M12 – PH12_mato /M12 – PR12_mato /M12 – DC12_mato /M11 – OF11_mato /M11 – PH11_mato /M11 – PR11_mato /M11 – DC11_mato /M6 – OF6_match /M6 – PR6_match	ch(2) ch(2) ch(2) ch(2) ch(2) ch ch ch ch	ction bits <sup>(1)</sup>		
	101101 = PW 101100 = PW 101011 = PW 101001 = PW 101000 = PW 100101 = PW 100111 = PW 100101 = PW 100100 = PW 100011 = PW 100010 = PW	VM12 – OF12_mato VM12 – PH12_mato VM12 – PR12_mato VM12 – DC12_mato VM11 – OF11_mato VM11 – PH11_mato VM11 – PR11_mato VM11 – DC11_mato VM6 – OF6_match VM6 – PR6_match	ch(2) ch(2) ch(2) ch(2) ch(2) ch ch ch ch	ction bits <sup>(1)</sup>		
	101100 = PW 101011 = PW 101001 = PW 101000 = PW 100101 = PW 100111 = PW 100101 = PW 100100 = PW 100011 = PW 100011 = PW 100010 = PW	VM12 – PH12_mato VM12 – PR12_mato VM12 – DC12_mato VM11 – OF11_mato VM11 – PH11_mato VM11 – PR11_mato VM11 – DC11_mato VM6 – OF6_match VM6 – PH6_match	ch <sup>(2)</sup> ch <sup>(2)</sup> ch <sup>(2)</sup> ch ch ch			
	101011 = PW 101001 = PW 101001 = PW 100101 = PW 100111 = PW 100101 = PW 100101 = PW 100011 = PW 100011 = PW 100010 = PW	VM12 – PR12_mato VM12 – DC12_mato VM11 – OF11_mato VM11 – PH11_mato VM11 – PR11_mato VM11 – DC11_mato VM6 – OF6_match VM6 – PH6_match VM6 – PR6_match	<sub>ch</sub> (2) <sub>Ch</sub> (2) :h :h			
	101010 = PW 101001 = PW 101000 = PW 100111 = PW 100101 = PW 100101 = PW 100011 = PW 100011 = PW 100010 = PW	VM12 – DC12_mato VM11 – OF11_mato VM11 – PH11_mato VM11 – PR11_mato VM11 – DC11_mato VM6 – OF6_match VM6 – PH6_match VM6 – PR6_match	<sub>ch</sub> (2) :h :h :h			
	101001 = PW 101000 = PW 100111 = PW 100101 = PW 100101 = PW 100100 = PW 100011 = PW 100010 = PW	/M11 – OF11_matc /M11 – PH11_matc /M11 – PR11_matc /M11 – DC11_matc /M6 – OF6_match /M6 – PH6_match /M6 – PR6_match	h h h			
	101000 = PW 100111 = PW 100101 = PW 100101 = PW 100100 = PW 100011 = PW 100010 = PW	/M11 – PH11_matc /M11 – PR11_matc /M11 – DC11_matc /M6 – OF6_match /M6 – PH6_match /M6 – PR6_match	:h :h			
	100111 = PW 100110 = PW 100101 = PW 100100 = PW 100011 = PW 100010 = PW 100001 = PW	/M11 – PR11_matc /M11 – DC11_matc /M6 – OF6_match /M6 – PH6_match /M6 – PR6_match	h			
	100110 = PW 100101 = PW 100100 = PW 100011 = PW 100010 = PW 100001 = PW	/M11 – DC11_matc /M6 – OF6_match /M6 – PH6_match /M6 – PR6_match				
	100101 = PW 100100 = PW 100011 = PW 100010 = PW 100001 = PW	/M6 – OF6_match /M6 – PH6_match /M6 – PR6_match				
	100011 = PV 100010 = PV 100001 = PV	/M6 – PR6_match				
	100010 = PV 100001 = PV	—				
	100001 = PW	M6 – DC6 match				
		—				
		/M5 – PH5_match				
		M5 – PH5_match				
		/M5 – PH5_match /M5 – PH5 match				
		/M10 – PWM10OU	(2)			
		M9 – PWM9OUT	•			
		M4 – PWM4OUT				
	011010 = PW	M3 – PWM3OUT				
	011001 <b>= CC</b>	P8 – CCP8_trigger	<sub>(</sub> 2)			
		P7 – CCP7_trigger				
		P2 – CCP2_trigger				
		P1 – CCP1_trigger	ſ			
		C4 – LC4_out				
		C3 – LC3_out C2 – LC2_out				
		$C_2 = LC_2_0ut$ $C_1 = LC_1_out$				
		mparator C8 – synd	C80UT <sup>(2)</sup>			
	010000 = Co	mparator C7 – synd	C70UT <sup>(2)</sup>			
		mparator C6 – synd	-			
	001110 <b>= Co</b>	mparator C5 - synd	C5OUT			
		mparator C4 – synd				
		mparator C3 – synd				
		mparator C2 – synd	_			
		mparator C1 – syno ner8 – T8_postscalo				
		ner6 – T6_postscal				
		ner5 – T5 overflow				
		ner4 – T4_postscal				
		ner3 – T3_overflow				
	000100 = Tin	ner2 – T2_postscal	ed			
		ner1 – T1_overflow				
		ner0 – T0_overflow				
		CACT – ADCACTF				
	000000 = No	Auto-conversion T	ngger selected	L		

Note1:This is a rising edge sensitive input for all sources.2:PIC16(L)F1777/9 only.

#### **REGISTER 16-6:** ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—	—		—	_	ADRE	S<9:8>	
bit 7				•			bit 0	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	changed x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					
-								


bit 7-2 Reserved: Do not use. bit 1-0 ADRES<9:8>: ADC Result Register bits Upper two bits of 10-bit conversion result

#### REGISTER 16-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1


R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<7:0>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result







#### 17.6 Register Definitions: DAC Control

Long bit name prefixes for the 5-bit DAC peripherals are shown in Table 17-2. Refer to **Section 1.1 "Register and Bit naming conventions"** for more information

TABLE 17-2:

Peripheral	Bit Name Prefix
DAC3	DAC3
DAC4	DAC4
DAC7	DAC7
DAC8 <sup>(1)</sup>	DAC8

Note 1: PIC16(L)F1777/9 only.

#### REGISTER 17-1: DACxCON0: DACx CONTROL REGISTER 0

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
EN	—	OE1	OE2	PSS	5<1:0>	NSS	S<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	EN: DAC Enable bit 1 = DAC is enabled 0 = DAC is disabled
bit 6	Unimplemented: Read as '0'
bit 5	<ul> <li>OE1: DAC Voltage Output Enable bit</li> <li>1 = DAC voltage level is also an output on the DACxOUT1 pin</li> <li>0 = DAC voltage level is disconnected from the DACxOUT1 pin</li> </ul>
bit 4	<ul> <li>OE2: DAC Voltage Output Enable bit</li> <li>1 = DAC voltage level is also an output on the DACxOUT2 pin</li> <li>0 = DAC voltage level is disconnected from the DACxOUT2 pin</li> </ul>
bit 3-2	<pre>PSS&lt;1:0&gt;: DAC Positive Source Select bits 11 = Reserved, do not use 10 = FVR Buffer2 output 01 = VREF+ pin 00 = VDD</pre>
bit 1-0	NSS<1:0>: DAC Negative Source Select bits 11 = Reserved, do not use 10 = DACxREF1- (DAC7/8) or Reserved (DAC3/4) 01 = DACxREF0- 00 = AGND (AVSS)

#### REGISTER 18-2: DACxREFH: DAC REFERENCE VOLTAGE SELECT HIGH REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
REF<9:x> (x Depends on FM bit)							
bit 7 bit							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
u = Bit is unchanged x = Bit is unk		x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
When $FM = 1$	<u>(left justified)</u>						
bit 7-0 <b>REF&lt;9:2&gt;</b> : DAC Reference Voltage Output Select bits DACxOUT1 = f(REF<9:0>) (See Equation 18-1)							
When FM = 0 (right justified)							
bit 7-2	Unimplemented: Read as '0'						
bit 1-0	<b>REF&lt;9:8&gt;</b> : DAC Reference Voltage Output Select bits DACxOUT1 = f(REF<9:0>) (See Equation 18-1)						

#### REGISTER 18-3: DACxREFL: DAC REFERENCE VOLTAGE SELECT LOW REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
REF <x-1:0> (x Depends on FM bit)</x-1:0>							
bit 7	bit 7 bit 0						

Legend:					
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'		
u = Bit is unch	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets		
'1' = Bit is set		'0' = Bit is cleared			
When $FM = 1$	(left justified)				
bit 7-6	<b>REF&lt;1:0&gt;</b> : DAC Reference Voltage Output Select bits DACxOUT1 = f(REF<9:0>) (See Equation 18-1)				
bit 5-0	Unimplemented: Read as '0'				
When FM = 0 (right justified)					
bit 7-0	<b>REF&lt;7:0&gt;</b> : DAC Reference Voltage Output Select bits DACxOUT1 = f(REF<9:0>) (See Equation 18-1)				

# PIC16(L)F1777/8/9

Note: There are no long and short bit name variants for the following mirror register

#### REGISTER 19-5: CMOUT: COMPARATOR OUTPUT REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
MC8OUT <sup>(1)</sup>	MC7OUT <sup>(1)</sup>	MC6OUT	MC5OUT	MC4OUT	MC3OUT	MC2OUT	MC1OUT
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	MC8OUT: Mirror Copy of C8O	UT bit <sup>(1)</sup>

- bit 6 **MC7OUT:** Mirror Copy of C7OUT bit<sup>(1)</sup>
- bit 5 MC6OUT: Mirror Copy of C6OUT bit
- bit 4 MC5OUT: Mirror Copy of C5OUT bit
- bit 3 MC4OUT: Mirror Copy of C4OUT bit
- bit 2 MC3OUT: Mirror Copy of C3OUT bit
- bit 1 MC2OUT: Mirror Copy of C2OUT bit
- bit 0 MC10UT: Mirror Copy of C10UT bit

Note 1: PIC16LF1777/9 only.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
AS7E	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E		
bit 7 bit 0									
Legend:									
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'						
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets						

q = Value depends on condition

#### REGISTER 27-12: COGxASD1: COG AUTO-SHUTDOWN CONTROL REGISTER 1

bit 7-0 **AS<7:0>E:** Auto-shutdown Source <n> Enable bits<sup>(1)</sup>. See Table 27-6.

1 = COGx is shutdown when source <n> output is low

0 = Source <n> has no effect on shutdown

'0' = Bit is cleared

**Note 1:** Any combination of <n> bits can be selected.

Bit <n></n>	COG1	COG2	COG3 <sup>(2)</sup>	COG3 <sup>(3)</sup>	COG4 <sup>(2)</sup>
7	TMR4_postscaled <sup>(1)</sup>	TMR4_postscaled <sup>(1)</sup>	TMR8_postscaled <sup>(1)</sup>	TMR8_postscaled <sup>(1)</sup>	TMR8_postscaled <sup>(1)</sup>
6	TMR2_postscaled <sup>(1)</sup>	TMR2_postscaled <sup>(1)</sup>	TMR6_postscaled <sup>(1)</sup>	TMR6_postscaled <sup>(1)</sup>	TMR6_postscaled <sup>(1)</sup>
5	LC2_out	LC2_out	LC4_out	LC4_out	LC4_out
4	sync_CM4_out	sync_CM4_out	sync_CM8_out	sync_CM6_out	sync_CM8_out
3	sync_CM3_out	sync_CM3_out	sync_CM7_out	sync_CM5_out	sync_CM7_out
2	sync_CM2_out	sync_CM2_out	sync_CM6_out	sync_CM2_out	sync_CM6_out
1	sync_CM1_out	sync_CM1_out	sync_CM5_out	sync_CM1_out	sync_CM5_out
0	Pin selected by COG1PPS	Pin selected by COG2PPS	Pin selected by COG3PPS	Pin selected by COG3PPS	Pin selected by COG4PPS

Note 1: Shutdown when source is high.

2: PIC16(L)F1777/9 only.

'1' = Bit is set

3: PIC16(L)F1778 only.

### 28.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) provides programmable logic that operates outside the speed limitations of software execution. The logic cell takes up to 32 input signals and, through the use of configurable gates, reduces the 32 inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:


- · I/O pins
- Internal clocks
- · Peripherals
- · Register bits

The output can be directed internally to peripherals and to an output pin.

Refer to Figure 28-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
  - AND
  - NAND
  - AND-OR
  - AND-OR-INVERT
  - OR-XOR
  - OR-XNOR
- Latches
  - S-R
  - Clocked D with Set and Reset
  - Transparent D with Set and Reset
  - Clocked J-K with Reset



#### FIGURE 28-1: CLCx SIMPLIFIED BLOCK DIAGRAM

## 32.6.13.2 Bus Collision During a Repeated Start Condition


During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level (Case 1).
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1' (Case 2).

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 32-36). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 32-37.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.



#### FIGURE 32-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)

#### FIGURE 32-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



# PIC16(L)F1777/8/9

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:	
ANSELA	—	—	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	177	
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	182	
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—		187	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133	
PIE2	OSFIE	C2IE	C1IE	COG1IE	BCL1IE	C4IE	C3IE	CCP2IE	134	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139	
PIR2	OSFIF	C2IF	C1IF	COG1IF	BCL1IF	C4IF	C3IF	CCP2IF	140	
RxyPPS	—	—	RxyPPS<5:0>							
SSPCLKPPS	—	—		SSPCLKPPS<5:0>						
SSPDATPPS	—	—			SSPDAT	PPS<5:0>			205, 207	
SSPSSPPS	—	—			SSPSSF	PS<5:0>			205, 207	
SSP1ADD				ADD	<7:0>				492	
SSP1BUF	Synchronous	s Serial Port F	Receive Buffe	r/Transmit Re	egister				444*	
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPN	1<3:0>		489	
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	490	
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	491	
SSP1MSK				MSK	<7:0>				492	
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	488	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	176	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	181	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	186	

### TABLE 32-3: SUMMARY OF REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I<sup>2</sup>C mode.

\* Page provides register information.

### 33.3 Register Definitions: EUSART Control

#### REGISTER 33-1: TX1STA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0			
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D			
bit 7					•		bit (			
Legend:	. 1.11		1.11			(0)				
R = Readable		W = Writable			mented bit, read		11. D. 1.			
u = Bit is unc	•	x = Bit is unki		-n/n = value a	at POR and BOF	R/Value at all c	other Resets			
'1' = Bit is se	L	'0' = Bit is cle	areo							
bit 7		< Source Select	bit							
	Asynchronou	<u>is mode</u> :								
	Don't care Synchronous	mode:								
	•	mode (clock ge	nerated intern	allv from BRG	)					
		node (clock from			,					
bit 6	<b>TX9:</b> 9-bit Tr	ansmit Enable I	oit							
	1 = Selects 9-bit transmission									
	<ul> <li>0 = Selects 8-bit transmission</li> <li>TXEN: Transmit Enable bit<sup>(1)</sup></li> </ul>									
bit 5	TXEN: Iransmit Enable bit''       1 = Transmit enabled									
	0 = Transmi									
bit 4	SYNC: EUSART Mode Select bit									
	1 = Synchronous mode									
	0 = Asynchronous mode									
bit 3		SENDB: Send Break Character bit								
	<u>Asynchronous mode</u> : 1 = Send Sync Break on next transmission (cleared by hardware upon completion)									
	0 = Sync Break transmission completed									
	Synchronous mode:									
	Don't care									
bit 2	-	Baud Rate Sel	ect bit							
	Asynchronous mode:									
	1 = High speed 0 = Low speed									
		Synchronous mode:								
	Unused in th	is mode								
bit 1		TRMT: Transmit Shift Register Status bit								
	1 = TSR empty									
bit 0	0 = TSR full	bit of Transmit	Data							
		ess/data bit or a								
	San Se adar									

#### BREAK CHARACTER SEQUENCE 33.4.4

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXxSTA register. The Break character transmission is then initiated by a write to the TXxREG. The value of data written to TXxREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXxSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 33-9 for the timing of the Break character sequence.

#### Break and Sync Transmit Sequence 33.4.4.1

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- Load the TXxREG with a dummy character to 3. initiate transmission (the value is ignored).
- Write '55h' to TXxREG to load the Sync charac-4 ter into the transmit FIFO buffer.
- After the Break has been sent, the SENDB bit is 5. reset by hardware and the Sync character is then transmitted.

When the TXxREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXxREG.

#### Write to TXxREG Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 Stop bit Break TXIF bit (Transmit Interrupt Flag) TRMT bit (Transmit Shift Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

#### **FIGURE 33-9:** SEND BREAK CHARACTER SEQUENCE

#### DS40001819B-page 514

#### **RECEIVING A BREAK CHARACTER** 33.4.5

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCxSTA register and the received data as indicated by RCxREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when:

- RCIF bit is set
- · FERR bit is set
- RCxREG = 00h

The second method uses the Auto-Wake-up feature described in Section 33.4.3 "Auto-Wake-up on Break". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDxCON register before placing the EUSART in Sleep mode.

#### 38.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 38.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradeable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 38.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

#### 38.9 PICkit 3 In-Circuit Debugger/ Programmer


The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

#### 38.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

#### 40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		40	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	с	.008	_	.015
Upper Lead Width	b1	.030	_	.070
Lower Lead Width	b	.014	_	.023
Overall Row Spacing §	eВ	_	_	.700

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B