



#### Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x10b; D/A 3x5b, 3x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1778-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 3: 28-PIN ALLOCATION TABLE (PIC16(L)F1778) (CONTINUED)

N	28-Pin SPDIP/SOIC/SSOP	28-Pin UQFN	ADC	Vref	DAC	Ор Атр	Comparator	ZCD	PRG	Timers	WMd	CCP	900	CLC	Modulator	EUSART	ASSM	Interrupt	Pull-ups	High Current	Basic
OUT <sup>(2)</sup>	_	_	_	_	_	_	C1OUT C2OUT C3OUT C4OUT C5OUT C6OUT	_	_	_	PWM3 PWM4 PWM5 PWM6 PWM9 PWM11	CCP1 CCP2 CCP7	COG1A COG1B COG1C COG1D COG2A COG2B COG2C COG2D COG3A COG3B COG3C COG3D	CLC1OUT CLC2OUT CLC3OUT CLC4OUT	MD10UT MD20UT MD30UT	DT <sup>(3)</sup> TX CK	SDO SDA <sup>(3)</sup> SCK SCL <sup>(3)</sup>		_	_	_

Note 1:

Default peripheral input. Input can be moved to any other pin with the PPS input selection register. All pin outputs default to PORT latch data. Any pin can be selected as a digital peripheral output with the PPS output selection registers. These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections. 2: 3:

# 1.0 DEVICE OVERVIEW

The PIC16(L)F1777/8/9 are described within this data sheet. See Table 2 for available package configurations.

Figure 1-1 shows a block diagram of the PIC16(L)F1777/8/9 devices. Table 1-2 shows the pinout descriptions.

Refer to Table 1-1 for peripherals available per device.

# TABLE 1-1:DEVICE PERIPHERAL<br/>SUMMARY

Peripheral		PIC16(L)F1778	PIC16(L)F1777/9
Analog-to-Digital Converter (ADC)		٠	٠
Fixed Voltage Reference (FVR)		•	•
Zero-Cross Detection (ZCD)		٠	٠
Temperature Indicator		•	•
Complementary Output Generator (COG)			
	COG1	•	•
	COG2	•	•
	COG3	•	٠
	COG4		٠
Programmable Ramp Generator (PRG)			
	PRG1	٠	•
	PRG2	•	٠
	PRG3	٠	٠
	PRG4		٠
10-bit Digital-to-Analog Converter (DAC)			
	DAC1	٠	٠
	DAC2	٠	٠
	DAC5	٠	٠
	DAC6		٠
5-bit Digital-to-Analog Converter (DAC)			
	DAC3	٠	٠
	DAC4	٠	٠
	DAC7	٠	٠
	DAC8		٠
Capture/Compare/PWM (CCP/ECCP) Mo	dules		
	CCP1	٠	•
	CCP2	٠	٠
	CCP7	٠	٠
	CCP8		٠
Comparators			
	C1	٠	٠
	C2	٠	٠
	C3	٠	٠
	C4	٠	٠
	C5	٠	•
	C6	٠	٠
	C7		٠
	C8		•

## TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC16(L)F1778	PIC16(L)F1777/9
Configurable Logic Cell (CLC)			
	CLC1	•	•
	CLC2	•	٠
	CLC3	•	٠
	CLC4	٠	٠
Data Signal Modulator (DSM)	•		
	DSM1	٠	٠
	DSM2	•	٠
	DSM3	•	٠
	DSM4		٠
Enhanced Universal Synchronous/Asynch Receiver/Transmitter (EUSART)	nronous		
	EUSART	٠	•
Master Synchronous Serial Ports			
	MSSP	٠	•
Op Amps			
	OPA1	•	٠
	OPA2	•	٠
	OPA3	٠	٠
	OPA4		٠
10-bit Pulse-Width Modulator (PWM)			
	PWM3	•	٠
	PWM4	•	٠
	PWM9	•	٠
	PWM10		٠
16-bit Pulse-Width Modulator (PWM)			
	PWM5	•	٠
	PWM6	•	٠
	PWM11	•	٠
	PWM12		٠
8-bit Timers	•		
	Timer0	٠	٠
	Timer2	•	٠
	Timer4	٠	٠
	Timer6	٠	٠
	Timer8	٠	٠
16-bit Timers			
	Timer1	•	٠
	Timer3	٠	٠
	Timer5	٠	٠

# 3.4 Register Definitions: Status

# REGISTER 3-1: STATUS: STATUS REGISTER

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u		
_	_	_	TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared	q = Value de	pends on condit	ion			
bit 7-5	Unimplemented: Read as '0'								
bit 4	TO: Time-Out bit								
	1 = After power-up, CLRWDT instruction or SLEEP instruction								
	<u>0 =</u> A WDT Ti	me-out occurre	ed						
bit 3	PD: Power-Do	own bit							
	1 = After pow	er-up or by the	CLRWDT inst	ruction					
	0 = By execut		EP Instruction						
DIT 2									
	1 = 1 he result	t of an arithmet	ic or logic op ic or logic op	eration is zero	aro				
hit 1	DC · Digit Car		bit (ADDWE A			one)(1)			
DICT	1 = A carry-ol	it from the 4th	low-order hit	of the result or		5115)			
0 = No carry-out from the 4th low-order bit of the result									
bit 0	C: Carry/Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) <sup>(1)</sup>								
1 = A carry-out from the Most Significant bit of the result occurred									
	0 = No carry-	out from the Mo	ost Significan	t bit of the resu	It occurred				
Note 1. For	Borrow the po	larity is reverse	d A subtract	ion is executed	l by adding the t	wo's complem	ent of the		

**Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.

### TABLE 3-15: PIC16(L)F1777/9 MEMORY MAP, BANK 27-30

	Bank 27		Bank 28		Bank 29		Bank 30	
D8Ch	—	E0Ch	PPSLOCK	E8Ch	—	F0Ch	—	
D8Dh	_	E0Dh	INTPPS	E8Dh	_	F0Dh	—	
D8Eh	PWMEN	E0Eh	TOCKIPPS	E8Eh	—	F0Eh		
	PWWILD	EUFN E10b	T1CPPS	EOFI	PANPPS	FUFN F10b		
D901	PWM5PHI	E10h	T3CKIPPS	E901	RA1PPS	F11h	CI C1POI	
D92h	PWM5PHH	E12h	T3GPPS	E92h	RA2PPS	F12h	CLC1SEL0	
D93h	PWM5DCL	E13h	T5CKIPPS	E93h	RA3PPS	F13h	CLC1SEL1	
D94h	PWM5DCH	E14h	T5GPPS	E94h	RA4PPS	F14h	CLC1SEL2	
D95h	PWM5PRL	E15h	T2INPPS	E95h	RA5PPS	F15h	CLC1SEL3	
D96h	PWM5PRH	E16h	T4INPPS	E96h	RA6PPS	F16h	CLC1GLS0	
D9/h	PWM50FL	E1/h	TOINPPS	E9/h	RA/PPS		CLC1GLS1	
D960		E 1011 E 10h		E980	RBUPPS PB1PPS	F 100		
D9Ah	PWM5TMRH	E1Ah	CCP2PPS	E9Ah	RB2PPS	F1Ah	CLC2CON	
D9Bh	PWM5CON	E1Bh	CCP7PPS	E9Bh	RB3PPS	F1Bh	CLC2POL	
D9Ch	PWM5INTE	E1Ch	CCP8PPS	E9Ch	RB4PPS	F1Ch	CLC2SEL0	
D9Dh	PWM5INTF	E1Dh	COG1INPPS	E9Dh	RB5PPS	F1Dh	CLC2SEL1	
D9Eh	PWM5CLKCON	E1Eh	COG2INPPS	E9Eh	RB6PPS	F1Eh	CLC2SEL2	
D9Fh	PWM5LDCON	E1Fh	COG3INPPS	E9Fh	RB7PPS	F1Fh	CLC2SEL3	
DAUh	PWM50FCON	E20h	COG4INPPS	EA0h	RCOPPS	F20h	CLC2GLS0	
DA III		E210 E22b	MD1CLPPS	EATH	RC IPPS	F210 E22b		
DA2h DA3h	PWM6DCI	E2211 E23h	MD1MODPPS	EA2h EA3h	RC3PPS	F220	CLC2GL32	
DA4h	PWM6DCH	E24h	MD2CLPPS	EA4h	RC4PPS	F24h	CLC3CON	
DA5h	PWM6PRL	E25h	MD2CHPPS	EA5h	RC5PPS	F25h	CLC3POL	
DA6h	PWM6PRH	E26h	MD2MODPPS	EA6h	RC6PPS	F26h	CLC3SEL0	
DA7h	PWM60FL	E27h	MD3CLPPS	EA7h	RC7PPS	F27h	CLC3SEL1	
DA8h	PWM60FH	E28h	MD3CHPPS	EA8h	RD0PPS	F28h	CLC3SEL2	
DA9h	PWM6TMRL	E29h	MD3MODPPS	EA9h	RD1PPS	F29h	CLC3SEL3	
DAAN	PWM6TMRH	E2RII E2Rh	MD4CLPPS	EARN	RD2PPS	E2Rh	CLC3GLS0	
DACh	PWM6INTE	E2DII E2Ch	MD4MODPPS	FACh	RD4PPS	F2Dh	CLC3GLS1	
DADh	PWM6INTE	E2Dh	PRG1RPPS	EADh	RD5PPS	F2Dh	CLC3GLS3	
DAEh	PWM6CLKCON	E2Eh	PRG1FPPS	EAEh	RD6PPS	F2Eh	CLC4CON	
DAFh	PWM6LDCON	E2Fh	PRG2RPPS	EAFh	RD7PPS	F2Fh	CLC4POL	
DB0h	PWM60FC0N	E30h	PRG2FPPS	EB0h	RE0PPS	F30h	CLC4SEL0	
DB1h	PWM11PHL	E31h	PRG3FPPS	EB1h	RE1PPS	F31h	CLC4SEL1	
DB2h	PWM11PHH	E32h	PRG3RPPS	EB2h	RE2PPS	F32h	CLC4SEL2	
DB3N DB4b	PWM11DCL PWM11DCH	E33N E34h	PRG4FPPS	EB3N EB4b		F33N F34b	CLC4SEL3	
DB411 DB5h	PWM11PRI	E35h	CL CINOPPS	EB411 EB5h		F3411 F35h	CLC4GLS0	
DB6h	PWM11PRH	E36h	CLCIN1PPS	EB6h		F36h	CLC4GLS2	
DB7h	PWM110FL	E37h	CLCIN2PPS	EB7h		F37h	CLC4GLS3	
DB8h	PWM110FH	E38h	CLCIN3PPS	EB8h		F38h		
DB9h	PWM11TMRL	E39h	ADCACTPPS	EB9h		F39h		
DBAh	PWM11TMRH	E3Ah	SSPCLKPPS	EBAh		F3Ah		
DBBh	PWM11CON	E3Bh	SSPDATPPS	EBBh		F3Bh		
DBCU	PWM11INTE	ESCH	55755775	EBCU		F3Ch		
DBDII	PWM11CLKCON	E3Dh E3Eh	CKPPS	EBDII		F3DII		
DBFh	PWM11LDCON	E3Fh		EBFh		F3Fh		
DC0h	PWM110FCON	E40h		EC0h		F40h		
DC1h	PWM12PHL	E31h		EB1h		F31h		
DC2h	PWM12PHH	E32h		EB2h		F32h		
DC3h	PWM12DCL	E33h		EB3h	—	F33h		
DC4h	PWM12DCH	E34h		EB4h		F34h		
DC5n DC6h	PWW12PRL	E350 E36b		EBSN		F350 F36b	_	
DC01	PWM120FI	E37h		EB011 EB7h		F301		
DC8h	PWM120FH	E38h		EB8h		F38h		
DC9h	PWM12TMRL	E39h	_	EB9h		F39h		
DCAh	PWM12TMRH	E3Ah		EBAh		F3Ah		
DCBh	PWM12CON	E3Bh		EBBh		F3Bh		
DCCh	PWM12INTE	E3Ch		EBCh		F3Ch		
DCDh	PWM12INTF	E3Dh		EBDh		F3Dh		
DCEN	PWW12CLKCON	ESEN		EBEN		F3EN E2EN		
DCFI	PWM12LDCON	E3FII F3Fh		FRFh		F3Fh		
	PWM120FCON	E6Fh		EFFh		F6Fh		
DD1h -		E6Fh		EEFh		F6Fh		
DEFh	—	E6Fh		EEFh		F6Fh		
Logond	= Unimplome	nted data	memory locations	read oo '	0'			
Legend.	- onimplement	neu uala	memory locations,	icau do	υ,			

HS MODE)

Rev. 10-000059A

## FIGURE 5-3: QUARTZ CRYSTAL OPERATION (LP, XT OR



- 2: The value of RF varies with the Oscillator mode selected (typically between 2 M $\Omega$  and 10 M $\Omega$ ).
- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)

# FIGURE 5-4: CERAMIC RESONATOR OPERATION (XT OR HS MODE)



# 5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended, unless either FSCM or Two-Speed Start-Up are enabled. In this case, code will continue to execute at the selected INTOSC frequency while the OST is counting. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 5.4 "Two-Speed Clock Start-up Mode"**).

# 5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

# 5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal **Oscillator Clock Switch Timing**" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

The Medium-Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running.

# 5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator, a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

# 5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	BORFS		_	_	_	_	BORRDY	121
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	125
STATUS	_	_	_	TO	PD	Z	DC	С	40
WDTCON	_			V		SWDTEN	154		

# TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

# 7.6 Register Definitions: Interrupt Control

# **REGISTER 7-1:** INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0		
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF <sup>(1)</sup>		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, reac	l as '0'			
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cle	ared						
bit 7	<b>GIE:</b> Global Ir 1 = Enables a	nterrupt Enable all active interru	e bit ıpts						
	0 = Disables a	all interrupts							
bit 6	bit 6 <b>PEIE:</b> Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts								
bit 5	<b>TMR0IE:</b> Time 1 = Enables t 0 = Disables t	er0 Overflow Ir he Timer0 inter the Timer0 inte	nterrupt Enable rrupt errupt	e bit					
bit 4	INTE: INT Ex 1 = Enables t 0 = Disables t	ternal Interrupt he INT externa the INT externa	: Enable bit Il interrupt al interrupt						
bit 3	<b>IOCIE:</b> Interru 1 = Enables t 0 = Disables t	upt-on-Change he interrupt-on the interrupt-or	Enable bit -change 1-change						
bit 2	bit 2 <b>TMR0IF:</b> Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow								
bit 1	<b>INTF:</b> INT Ext 1 = The INT e 0 = The INT e	ternal Interrupt external interru external interru	Flag bit pt occurred pt did not occu	ır					
bit 0	<b>IOCIF:</b> Interru 1 = When at I 0 = None of t	ipt-on-Change east one of the he interrupt-on	Interrupt Flag interrupt-on- change pins I	bit <sup>(1)</sup> change pins ch nave changed	anged state state				
Note 1. The	IOCIE Elag bit	is read-only a	nd cleared wh	en all the inter	runt-on-change	flags in the IOC	CyF registers		

**Note 1:** The IOCIF Flag bit is read-only and cleared when all the interrupt-on-change flags in the IOCxF registers have been cleared by software.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE		
bit 7							bit 0		
L									
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is cle	'0' = Bit is cleared						
bit 7	TMR1GIE: Tir	mer1 Gate Inte	rrupt Enable b	pit					
	1 = Enables t 0 = Disables f	he Timer1 gate the Timer1 gate	e acquisition in e acquisition in	iterrupt nterrupt					
bit 6	ADIE: Analog	-to-Digital Con	verter (ADC)	Interrupt Enabl	le bit				
	1 = Enables t	he ADC interru	ipt	·					
	0 = Disables the ADC interrupt								
bit 5	5 RCIE: EUSART Receive Interrupt Enable bit								
	1 = Enables t	he EUSART re	ceive interrup	t					
<b>L:1</b>				)[ 					
DIL 4	1 = Enables t		errupt Enable	DIC					
	0 = Disables t	the EUSART tr	ansmit interru	pt					
bit 3	SSP1IE: Synd	chronous Seria	I Port (MSSP)	) Interrupt Enal	ble bit				
	1 = Enables t	he MSSP inter	rupt	•					
	0 = Disables f	the MSSP inter	rupt						
bit 2	CCP1IE: CCF	P1 Interrupt En	able bit						
	1 = Enables t	he CCP1 interi the CCP1 inter	upt rupt						
bit 1	TMR2IE: TMF	R2 to T2PR Ma	atch Interrupt F	-nable bit					
2	1 = Enables t	he Timer2 to T	2PR match inf	terrupt					
	0 = Disables f	the Timer2 to T	2PR match in	terrupt					
bit 0	TMR1IE: Time	er1 Overflow Ir	nterrupt Enable	e bit					
	1 = Enables t	he Timer1 over	flow interrupt						
	0 = Disables I	ine Timer1 ove	rnow interrupt						
Note: Bit	PEIE of the IN	TCON register	must be						
set	to enable any p	peripheral inter	rupt.						

# REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

# 9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See Table 36-8: Oscillator Parameters for the LFINTOSC specification.

# 9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

### 9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

### 9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

## 9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
10	10 V		Active
IO	X	Sleep	Disabled
0.1	1	v	Active
UI	0	~	Disabled
00	Х	х	Disabled

### TABLE 9-1: WDT OPERATING MODES

# 9.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

## 9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- Device enters Sleep
- Device wakes up from Sleep
- Oscillator fail
- · WDT is disabled
- Oscillator Start-up Timer (OST) is running

See Table 9-2 for more information.

# 9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See **Section 5.0** "Oscillator **Module (with Fail-Safe Clock Monitor)**" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See STATUS Register (Register 3-1) for more information.

# 10.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-2.

When read access is initiated on an address outside the parameters listed in Table 10-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

TABLE 10-2:	USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS	6 (CFGS = 1)
-------------	--	--------------

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8005h-8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

## EXAMPLE 10-4: CONFIGURATION WORD AND DEVICE ID ACCESS

* ] * *	This code block will read 1 word of program memory at the memory address: PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables; PROG_DATA_HI, PROG_DATA_LO								
	BANKSEL	PMADRL	;	Select correct Bank					
	MOVLW	PROG_ADDR_LO	;						
	MOVWF	PMADRL	;	Store LSB of address					
	CLRF	PMADRH	;	Clear MSB of address					
	BSF	PMCON1,CFGS	;	Select Configuration Space					
	BCF	INTCON,GIE	;	Disable interrupts					
	BSF	PMCON1,RD	;	Initiate read					
	NOP		;	Executed (See Figure 10-2)					
	NOP		;	Ignored (See Figure 10-2)					
	BSF	INTCON,GIE	;	Restore interrupts					
	MOVF	PMDATL,W	;	Get LSB of word					
	MOVWF	PROG_DATA_LO	;	Store in user location					
	MOVF	PMDATH,W	;	Get MSB of word					
	MOVWF	PROG_DATA_HI	;	Store in user location					

# 11.10 Register Definitions: PORTE

## REGISTER 11-34: PORTE: PORTE REGISTER

U-0	U-0	U-0	R-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
_		_	RE3	RE2 <sup>(1)</sup>	RE1 <sup>(1)</sup>	RE0 <sup>(1)</sup>		
						bit 0		
Legend:								
bit	W = Writable I	oit	U = Unimplemented bit, read as '0'					
inged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
	'0' = Bit is clea	ared						
Unimplemen	ted: Read as 'o	)'						
	U-0 — bit inged Unimplemen	U-0 U-0 — — — bit W = Writable H inged x = Bit is unkn '0' = Bit is clear Unimplemented: Read as '0'	U-0       U-0       U-0         —       —       —         bit       W = Writable bit         unged       x = Bit is unknown         '0' = Bit is cleared	U-0       U-0       U-0       R-x/u         —       —       —       RE3         Dit       W = Writable bit       U = Unimpler         inged       x = Bit is unknown       -n/n = Value a         '0' = Bit is cleared       Unimplemented: Read as '0'	U-0       U-0       R-x/u       R/W-x/u         —       —       RE3       RE2 <sup>(1)</sup> Dit       W = Writable bit       U = Unimplemented bit, read         inged       x = Bit is unknown       -n/n = Value at POR and BOI         '0' = Bit is cleared       U	U-0       U-0       R-x/u       R/W-x/u       R/W-x/u         —       —       RE3       RE2 <sup>(1)</sup> RE1 <sup>(1)</sup> Dit       W = Writable bit       U = Unimplemented bit, read as '0'         inged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all o         '0' = Bit is cleared       U		

bit 3-0	<b>RE&lt;3:0&gt;</b> : PORTE I/O Pin bits <sup>(1)</sup>
	1 = Port pin is > Vін
	0 = Port pin is < VIL

**Note 1:** RE<2:0> are not implemented on the PIC16(L)F1778. Read as '0'. Writes to RE<2:0> are actually written to corresponding LATE register. Reads from PORTE register is the return of actual I/O pin values.

## REGISTER 11-35: TRISE: PORTE TRI-STATE REGISTER

U-0	U-0	U-0	U-0	U-1 <sup>(2)</sup>	R/W-1	R/W-1	R/W-1
—	—	—	_	_	TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	Unimplemented: Read as '1'
bit 2-0	TRISE<2:0>: RE<2:0> Tri-State Control bits <sup>(1)</sup>
	1 = PORTE pin configured as an input (tri-stated)
	0 = PORTE pin configured as an output

- **Note 1:** TRISE<2:0> are not implemented on the PIC16(L)F1778.
  - 2: Unimplemented, read as '1'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	177
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	182
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	_	_	187
CM1CON0	ON	OUT	-	POL	ZLF	Reserved	HYS	SYNC	258
CM2CON0	ON	OUT	-	POL	ZLF	Reserved	HYS	SYNC	258
CM3CON0	ON	OUT	_	POL	ZLF	Reserved	HYS	SYNC	258
CM4CON0	ON	OUT	_	POL	ZLF	Reserved	HYS	SYNC	258
CM5CON0	ON	OUT	_	POL	ZLF	Reserved	HYS	SYNC	258
CM6CON0	ON	OUT	_	POL	ZLF	Reserved	HYS	SYNC	258
CM1CON1	_	_	_	_	_	_	INTP	INTN	259
CM2CON1	_	_	_	_	_	_	INTP	INTN	259
CM3CON1	_	_		_	_	_	INTP	INTN	259
CM4CON1	_	_	_	_	_	_	INTP	INTN	259
CM5CON1	_	_		_	_	_	INTP	INTN	259
CM6CON1	_	_	_	_	_	_	INTP	INTN	259
CM7CON1 <sup>(1)</sup>	_	_		_	_	_	INTP	INTN	259
CM8CON1 <sup>(1)</sup>	_	_		_	_	_	INTP	INTN	259
CM1NSEL	_	_	_	_		NCH	<3:0>		260
CM2NSEL	_	_	_	_		NCH	<3:0>		260
CM3NSEL	_	_	_	_		NCH	<3:0>		260
CM4NSEL	_	_	_	_		NCH	<3:0>		260
CM5NSEL	_	_	_	_		NCH	<3:0>		260
CM6NSEL	_	_		_		260			
CM7NSEL <sup>(1)</sup>	_	_		_		260			
CM8NSEL <sup>(1)</sup>	_	_	_	_		NCH	<3:0>		260
CM1PSEL	_	_		_		PCH	<3:0>		261
CM2PSEL	_	_		_		PCH	<3:0>		261
CM3PSEL	—	_	-	—		PCH	<3:0>		261
CM4PSEL	—	_	-	—		PCH	<3:0>		261
CM5PSEL	_	_	_	_		PCH	<3:0>		261
CM6PSEL	—	_	-	—		PCH	<3:0>		261
CM7PSEL <sup>(1)</sup>	_	_	_	_		PCH	<3:0>		261
CM8PSEL <sup>(1)</sup>	_	_	_	_		PCH	<3:0>		261
CMOUT	MC8OUT <sup>(1)</sup>	MC7OUT <sup>(1)</sup>	MC6OUT	MC5OUT	MC4OUT	MC3OUT	MC2OUT	MC1OUT	262
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAF	/R<1:0>	ADFVF	R<1:0>	223
DAC1CON0	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	249
DAC2CON0	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	249
DAC5CON0	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	249
DAC6CON0 <sup>(1)</sup>	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	249
DAC3CON0	EN	_	OE1	OE2	PSS<1:0> NSS<1:0>			<1:0>	244
DAC4CON0	EN	_	OE1	OE2	PSS	<1:0>	NSS	<1:0>	244
DAC7CON0	EN	_	OE1	OE2	PSS	<1:0>	NSS	<1:0>	244
DAC8CON0 <sup>(1)</sup>	EN	_	OE1	OE2	PSS	<1:0>	NSS	<1:0>	244
DAC3REF						REF<4:0>			245
DAC4REF						REF<4:0>			245
DAC7REF						REF<4:0>			245
DAC8REF <sup>(1)</sup>						REF<4:0>			245
DAC1REFH			F	REF<9:x> (x De	pends on FM bi	t)			250

#### **TABLE 19-6:** SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

 Legend:
 - = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

 Note
 1:
 PIC16LF1777/9 only.

NOTES:

# 27.3 Modes of Operation

## 27.3.1 STEERED PWM MODES

In Steered PWM mode, the PWM signal derived from the input event sources is output as a single phase PWM which can be steered to any combination of the four COG outputs. Output steering takes effect on the instruction cycle following the write to the COGxSTR register.

Synchronous Steered PWM mode is identical to the Steered PWM mode except that changes to the output steering take effect on the first rising event after the COGxSTR register write. Static output data is not synchronized.

Steering mode configurations are shown in Figure 27-2 and Figure 27-3.

Steered PWM and Synchronous Steered PWM modes are selected by setting the MD<2:0> bits of the COGxCON0 register (Register 27-1) to '000' and '001', respectively.

# 27.3.2 FULL-BRIDGE MODES

In both Forward and Reverse Full-Bridge modes, two of the four COG outputs are active and the other two are inactive. Of the two active outputs, one is modulated by the PWM input signal and the other is on at 100% duty cycle. When the direction is changed, the dead-band time is inserted to delay the modulated output. This gives the unmodulated driver time to shut down, thereby, preventing shoot-through current in the series connected power devices.

In Forward Full-Bridge mode, the PWM input modulates the COGxD output and drives the COGA output at 100%.

In Reverse Full-Bridge mode, the PWM input modulates the COGxB output and drives the COGxC output at 100%.

The full-bridge configuration is shown in Figure 27-4. Typical full-bridge waveforms are shown in Figure 27-12 and Figure 27-13.

Full-Bridge Forward and Full-Bridge Reverse modes are selected by setting the MD<2:0> bits of the COGxCON0 register to '010' and '011', respectively.





# REGISTER 30-2: PRGxCON1: PROGRAMMABLE RAMP GENERATOR CONTROL 1 REGISTER

U-0	U-0	U-0	U-0	U-0	R-0	R/W-0/0	R/W-0/0		
_	—	—	—	—	RDY	FPOL	RPOL		
bit 7		•	•				bit 0		
Legend:									
R = Readable b	bit	W = Writable bi	t	U = Unimpleme	ented bit, read as	'0'			
u = Bit is uncha	nged	x = Bit is unkno	wn	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clear	ed	q = value depends on configuration bits					
bit 7-3	Unimplemente	ed: Read as '0'							
bit 2	bit 2 <b>RDY:</b> Slope Generator Ready Status bit 1 = PRG is ready 0 = PRG is not ready								
bit 1 FPOL: Fall Event Polarity Select bit 1 = Set_falling timing input is active-low 0 = Set_falling timing input is active-high									
bit 0 <b>RPOL:</b> Rise Event Polarity Select bit									

## REGISTER 30-3: PRGxINS: VOLTAGE INPUT SELECT REGISTER

1 = Set\_rising timing input is active-low0 = Set\_rising timing input is active-high

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
—	—	—	—	INS<3:0>						
bit 7 bit										

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = value depends on configuration bits

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **INS<3:0>:** Voltage Input Select bits Selects source of voltage level at which the ramp starts. See Table 30-3.

# TABLE 30-3: VOLTAGE INPUT SOURCES

INS<2:0> PRG1 Voltage Source		PRG2 Voltage Source	PRG3 Voltage Source	PRG4 Voltage Source <sup>(2)</sup>	
1010-1111	Reserved	Reserved	Reserved	Reserved	
1001(1)	Switched PRG1IN1/OPA2OUT	Switched PRG1IN1/OPA2OUT	Switched PRG3IN1/OPA4OUT <sup>(2)</sup>	Switched PRG4IN1/OPA3OUT	
1000 <b>(1)</b>	Switched PRG1IN0/OPA1OUT	Switched PRG1IN0/OPA1OUT	Switched PRG3IN0/OPA3OUT	Switched PRG4IN0/OPA4OUT	
0111	Reserved	Reserved	Reserved	Reserved	
0110	DAC4_output	DAC4_output	DAC8_output <sup>(2)</sup>	DAC8_output	
0101	DAC3_output	DAC3_output	DAC7_output	DAC7_output	
0100	DAC2_output	DAC2_output	DAC6_output <sup>(2)</sup>	DAC6_output	
0011	DAC1_output	DAC1_output	DAC5_output	DAC5_output	
0010	FVR_buffer1	FVR_buffer1	FVR_buffer2	FVR_buffer2	
0001	PRG1IN1/OPA2OUT	PRG2IN1/OPA1OUT	PRG3IN1/OPA4OUT <sup>(2)</sup>	PRG4IN1/OPA3OUT	
0000	PRG1IN0/OPA1OUT	PRG2IN0/OPA2OUT	PRG3IN0/OPA3OUT	PRG4IN0/OPA4OUT	

Note 1: Input source is switched off when op amp override is forcing tri-state. See Section 29.3 "Override

**Control**". 2: PIC16(L)F1777/9 only.

## TABLE 36-25: SPI MODE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)									
Param No. Symbol		Characteristic	Min.	Тур†	Max.	Units	Conditions		
SP70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	2.25 TCY	—	—	ns			
SP71*	TscH	SCK input high time (Slave mode)	Tcy + 20	_	_	ns			
SP72*	TscL	SCK input low time (Slave mode)	TCY + 20	—	—	ns			
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to SCK edge	100	—	—	ns			
SP74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	—	_	ns			
SP75*	TDOR	SDO data output rise time		10	25	ns	$3.0V \leq V\text{DD} \leq 5.5V$		
				25	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$		
SP76*	TDOF	SDO data output fall time		10	25	ns			
SP77*	TssH2doZ	$\overline{SS}^{\uparrow}$ to SDO output high-impedance	10	—	50	ns			
SP78*	TscR	SCK output rise time		10	25	ns	$3.0V \leq V\text{DD} \leq 5.5V$		
		(Master mode)		25	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$		
SP79*	TscF	SCK output fall time (Master mode)		10	25	ns			
SP80*	TscH2doV,	SDO data output valid after SCK		_	50	ns	$3.0V \leq V\text{DD} \leq 5.5V$		
	TscL2doV	edge		—	145	ns	$1.8V \leq V\text{DD} \leq 5.5V$		
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK edge	1 Tcy	_	_	ns			
SP82*	TssL2DoV	SDO data output valid after $\overline{SS}\downarrow$ edge	_	—	50	ns			
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5 TCY + 40	—	_	ns			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1  $\mu$ F, TA = 25°C.



FIGURE 37-1: IDD, LP Oscillator Mode, Fosc = 32 kHz, PIC16LF1777/8/9 Only.



FIGURE 37-2: IDD, LP Oscillator Mode, Fosc = 32 kHz, PIC16F1777/8/9 Only.



FIGURE 37-3: IDD Typical, XT and EXTRC Oscillator, PIC16LF1777/8/9 Only.



FIGURE 37-4: IDD Maximum, XT and EXTRC Oscillator, PIC16LF1777/8/9 Only.



FIGURE 37-5: IDD Typical, XT and EXTRC Oscillator, PIC16F1777/8/9 Only.



FIGURE 37-6: IDD Maximum, XT and EXTRC Oscillator, PIC16F1777/8/9 Only.

# 28-Lead Plastic Quad Flat, No Lead Package (MX) - 6x6x0.5mm Body [UQFN] Ultra-Thin with 0.40 x 0.60 mm Terminal Width/Length and Corner Anchors

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-0209 Rev C Sheet 1 of 2

# 40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	40			
Pitch	е	0.40 BSC			
Overall Height	A	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	E	5.00 BSC			
Exposed Pad Width	E2	3.60	3.70	3.80	
Overall Length	D	5.00 BSC			
Exposed Pad Length	D2	3.60	3.70	3.80	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-156A Sheet 2 of 2