

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x10b; D/A 3x5b, 3x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UQFN Exposed Pad
Supplier Device Package	28-UQFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1778t-i-mx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

The PIC16(L)F1777/8/9 are described within this data sheet. See Table 2 for available package configurations.

Figure 1-1 shows a block diagram of the PIC16(L)F1777/8/9 devices. Table 1-2 shows the pinout descriptions.

Refer to Table 1-1 for peripherals available per device.

TABLE 1-1:DEVICE PERIPHERAL
SUMMARY

Peripheral group group				
Fixed Voltage Reference (FVR) • • Zero-Cross Detection (ZCD) • • Temperature Indicator • • Complementary Output Generator (COG) • • COG2 • • COG3 • • Programmable Ramp Generator (PRG) • • PRG1 • • PRG2 • • PRG3 • • PRG3 • • PRG2 • • 10-bit Digital-to-Analog Converter (DAC) • • DAC1 • • DAC2 • • DAC3 • • DAC4 • • DAC3 • • DAC3 • • DAC3 • • <td>Peripheral</td> <td></td> <td>PIC16(L)F1778</td> <td>PIC16(L)F1777/9</td>	Peripheral		PIC16(L)F1778	PIC16(L)F1777/9
Zero-Cross Detection (ZCD) • • Temperature Indicator • • • Complementary Output Generator (COG) • • • COG1 • • • • COG2 • • • • • COG3 •	Analog-to-Digital Converter (ADC)		•	٠
Temperature Indicator •	Fixed Voltage Reference (FVR)		•	•
Complementary Output Generator (COG) COG1 • COG2 • • COG2 • • COG3 • • COG3 • • COG4 • • Programmable Ramp Generator (PRG) • • PRG1 • • PRG2 • • PRG3 • • PRG3 • • PRG4 • • 10-bit Digital-to-Analog Converter (DAC) • • DAC1 • • DAC2 • • DAC3 • • DAC4 • • DAC3 • • Capture/Compare/PWM (CCP/EC	Zero-Cross Detection (ZCD)		•	•
COG1 • COG2 • COG3 • COG3 • COG3 • COG3 • COG4 • Programmable Ramp Generator (PRG) • PRG1 • PRG2 • PRG3 • PRG3 • PRG4 • 10-bit Digital-to-Analog Converter (DAC) • DAC1 • DAC2 • DAC5 • DAC6 • 5-bit Digital-to-Analog Converter (DAC) • DAC3 • DAC4 • DAC3 • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • CCP2 • CCP8 •	Temperature Indicator		•	٠
COG2 • • COG3 • • COG4 • • Programmable Ramp Generator (PRG) • • PRG1 • • PRG2 • • PRG3 • • PRG3 • • PRG4 • • 10-bit Digital-to-Analog Converter (DAC) • • DAC1 • • DAC2 • • DAC5 • • DAC6 • • 5-bit Digital-to-Analog Converter (DAC) • • DAC3 • • DAC6 • • DAC4 • • DAC3 • • DAC4 • • DAC3 • • Capture/Compare/PWM (CCP/ECCP) Modules • • CCP1 • • CCP2 • • • <	Complementary Output Generator (COG)			
COG3 • Programmable Ramp Generator (PRG) • PRG1 • PRG2 • PRG3 • PRG3 • PRG3 • PRG4 • 10-bit Digital-to-Analog Converter (DAC) • DAC1 • DAC2 • DAC5 • DAC6 • 5-bit Digital-to-Analog Converter (DAC) • DAC3 • DAC4 • DAC3 • DAC4 • DAC3 • DAC4 • DAC3 • DAC4 • DAC3 • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • CCP2 • CCP7 • CCP8 •		COG1	•	٠
COG4 • Programmable Ramp Generator (PRG) PRG1 • PRG2 • • PRG3 • • PRG3 • • PRG3 • • PRG4 • • 10-bit Digital-to-Analog Converter (DAC) • • DAC1 • • DAC2 • • DAC5 • • DAC6 • • 5-bit Digital-to-Analog Converter (DAC) • • 5-bit Digital-to-Analog Converter (DAC) • • Capture/Compare/PWM (CCP/ECCP) Modules • • Capture/Compare/PWM (CCP/ECCP) Modules • • CCP2 • • CCP2 • • CCP2 • • CCP7 • • CCP8 • •		COG2	•	٠
Programmable Ramp Generator (PRG) PRG1 • PRG2 • • PRG2 • • PRG3 • • PRG3 • • PRG4 • • 10-bit Digital-to-Analog Converter (DAC) • • DAC1 • • DAC2 • • DAC5 • • DAC6 • • 5-bit Digital-to-Analog Converter (DAC) • • 5-bit Digital-to-Analog Converter (DAC) • • Capture/Compare/PWM (CCP/ECCP) Modules • • Capture/Compare/PWM (CCP/ECCP) Modules • • CCP1 • • CCP2 • • CCP1 • • CCP2 • • CCP8 • •		COG3	•	٠
PRG1 • PRG2 • PRG3 • PRG3 • PRG4 • 10-bit Digital-to-Analog Converter (DAC) DAC1 • DAC2 • • DAC2 • • DAC5 • • DAC6 • • 5-bit Digital-to-Analog Converter (DAC) • • DAC6 • • DAC3 • • DAC4 • • DAC7 • • DAC3 • • DAC4 • • DAC3 • • DAC8 • • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • • CCP2 • • </td <td></td> <td>COG4</td> <td></td> <td>•</td>		COG4		•
PRG1 • PRG2 • PRG3 • PRG3 • PRG4 • 10-bit Digital-to-Analog Converter (DAC) DAC1 • DAC2 • • DAC2 • • DAC5 • • DAC6 • • 5-bit Digital-to-Analog Converter (DAC) • • DAC6 • • DAC3 • • DAC4 • • DAC7 • • DAC3 • • DAC4 • • DAC3 • • DAC8 • • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • • CCP2 • • </td <td>Programmable Ramp Generator (PRG)</td> <td></td> <td></td> <td></td>	Programmable Ramp Generator (PRG)			
PRG3 • PRG4 • 10-bit Digital-to-Analog Converter (DAC) DAC1 • DAC2 • • DAC2 • • DAC2 • • DAC2 • • DAC3 • • DAC4 • • DAC3 • • DAC4 • • DAC4 • • DAC3 • • DAC4 • • DAC3 • • DAC4 • • DAC3 • • DAC4 • • DAC4 • • DAC8 • • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • • CCP2 • • CCP8 • •		PRG1	•	•
PRG4 • 10-bit Digital-to-Analog Converter (DAC) DAC1 • DAC2 • • DAC2 • • DAC3 • • DAC4 • • DAC5 • • DAC6 • • 5-bit Digital-to-Analog Converter (DAC) • • DAC3 • • DAC4 • • DAC7 • • DAC7 • • DAC8 • • Capture/Compare/PWM (CCP/ECCP) Modules • • CCP2 • • CCP2 • • CCP2 • • CCP8 • • Comparators • •		PRG2	•	•
10-bit Digital-to-Analog Converter (DAC) DAC1 • DAC2 • • DAC2 • • DAC5 • • DAC6 • • 5-bit Digital-to-Analog Converter (DAC) • • DAC3 • • DAC3 • • DAC4 • • DAC7 • • DAC8 • • Capture/Compare/PWM (CCP/ECCP) Modules • • CCP1 • • CCP2 • • CCP7 • • CCP8 • •		PRG3	•	•
DAC1 • DAC2 • DAC5 • DAC5 • DAC6 • 5-bit Digital-to-Analog Converter (DAC) DAC3 DAC3 • DAC4 • DAC7 • DAC8 • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • CCP2 • CCP7 • CCP8 • Comparators •				•
DAC1 • DAC2 • DAC5 • DAC5 • DAC6 • 5-bit Digital-to-Analog Converter (DAC) DAC3 DAC3 • DAC4 • DAC7 • DAC8 • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • CCP2 • CCP7 • CCP8 • Comparators •	10-bit Digital-to-Analog Converter (DAC)			
DAC5 • • DAC6 0 • • 5-bit Digital-to-Analog Converter (DAC) DAC3 • • DAC4 • • • DAC4 • • • DAC7 • • • DAC8 • • • DAC7 • • • DAC8 • • • Capture/Compare/PWM (CCP/ECCP) Modules • • • CCP1 • • • • CCP2 • • • • CCP7 • • • • CCP8 • • • •		DAC1	•	•
DAC6 • 5-bit Digital-to-Analog Converter (DAC) DAC3 • DAC3 • • DAC4 • • DAC7 • • DAC7 • • DAC8 • • Capture/Compare/PWM (CCP/ECCP) Modules • • CCP1 • • CCP2 • • CCP7 • • CCP8 • • Comparators • •		DAC2	•	•
DAC6 • 5-bit Digital-to-Analog Converter (DAC) DAC3 • DAC3 • • DAC4 • • DAC7 • • DAC7 • • DAC8 • • Capture/Compare/PWM (CCP/ECCP) Modules • • CCP1 • • CCP2 • • CCP7 • • CCP8 • • Comparators • •		DAC5	•	•
DAC3 • DAC4 • DAC7 • DAC7 • DAC8 • DAC8 • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • CCP2 • CCP7 • CCP8 •		DAC6		•
DAC3 • DAC4 • DAC7 • DAC7 • DAC8 • DAC8 • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • CCP2 • CCP7 • CCP8 •	5-bit Digital-to-Analog Converter (DAC)			
DAC7 • • DAC8 • • Capture/Compare/PWM (CCP/ECCP) Modules • • CCP1 • • CCP2 • • CCP7 • • CCP8 • • Comparators • •		DAC3	•	•
DAC7 • • DAC8 • • • Capture/Compare/PWM (CCP/ECCP) Modules • • • CCP1 • • • CCP2 • • • CCP7 • • • CCP8 • • •			•	•
DAC8 • Capture/Compare/PWM (CCP/ECCP) Modules • CCP1 • • CCP2 • • CCP7 • • CCP8 • • Comparators • •			•	•
Capture/Compare/PWM (CCP/ECCP) Modules CCP1 •		DAC8		•
CCP1 • CCP2 • CCP7 • CCP8 • Comparators •	Capture/Compare/PWM (CCP/ECCP) Mod	dules		
CCP2 • CCP7 • CCP8 • CCP8 •		1	•	•
CCP8 • Comparators		CCP2	•	•
Comparators		CCP7	•	•
		CCP8		•
	Comparators			. <u> </u>
		C1	•	٠
C2 • •		C2	•	٠
C3 • •		C3	•	٠
C4 • •		C4	•	٠
C5 • •		C5	•	٠
C6 • •			•	٠
C7 •				٠
C8 •		C8		٠

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

SUMMARY	i		
Peripheral		PIC16(L)F1778	PIC16(L)F1777/9
Configurable Logic Cell (CLC)			
	CLC1	•	٠
	CLC2	٠	٠
	CLC3	٠	٠
	CLC4	٠	٠
Data Signal Modulator (DSM)			
	DSM1	•	٠
	DSM2	•	٠
	DSM3	٠	٠
	DSM4		٠
Enhanced Universal Synchronous/Async Receiver/Transmitter (EUSART)	chronous		
	EUSART	٠	٠
Master Synchronous Serial Ports			
	MSSP	•	٠
Op Amps			
	OPA1	٠	٠
	OPA2	•	•
	OPA3	•	٠
	OPA4		٠
10-bit Pulse-Width Modulator (PWM)	•		
	PWM3	•	٠
	PWM4	٠	•
	PWM9	٠	٠
	PWM10		٠
16-bit Pulse-Width Modulator (PWM)			
	PWM5	٠	٠
	PWM6	٠	٠
	PWM11	٠	٠
	PWM12		٠
8-bit Timers			
	Timer0	٠	٠
	Timer2	•	٠
	Timer4	٠	٠
	Timer6	•	٠
	Timer8	٠	٠
16-bit Timers			
	Timer1	٠	٠
	Timer3	٠	٠
	Timer5	٠	٠

FIGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
MENEROSC/	LFINYOSC (FSCM and WOY disabled)
HFINTOSC/ MEINTOSC	Citati vas Time Skovite Sync Risming
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
99998763867 8859876386	LEWYCOCC (EMMOR FACIAL OF WOY specified)
HFINTOSC/ MEENTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
LEBELOSO	UPPER STATE OF UPPER STATE OF UPPER STATE STATE STATES
xx 224 (xxxxX)	Barnand Bina (Broycle Synce) Recognize
HEINTOSO MEINTOSO	
\$\$\C\$\K\$\C\$\	× 0 X V 0
System Crook	

8.3 Register Definitions: Voltage Regulator Control

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1
—	—	—	—	—	—	VREGPM	Reserved
bit 7							bit 0

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER⁽¹⁾

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2	Unimplemented: Read as '0'
bit 1	 VREGPM: Voltage Regulator Power Mode Selection bit 1 = Low-Power Sleep mode enabled in Sleep⁽²⁾ Draws lowest current in Sleep, slower wake-up 0 = Normal Power mode enabled in Sleep⁽²⁾ Draws higher current in Sleep, faster wake-up
bit 0	Reserved: Read as '1'. Maintain this bit set.

Note 1: PIC16F1777/8/9 only.

2: See Section 36.0 "Electrical Specifications".




FIGURE 10-2: FLASH PROGRAM MEMORY READ CYCLE EXECUTION

EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

* This code block will read 1 word of program

- * memory at the memory address:
- PROG_ADDR_HI : PROG_ADDR_LO
- * data will be returned in the variables;
- * PROG_DATA_HI, PROG_DATA_LO

BANKSEL MOVLW MOVWF MOVLW	PMADRL PROG_ADDR_LO PMADRL PROG_ADDR_HI	; Select Bank for PMCON registers ; ; Store LSB of address ;
MOVWF	PMADRH	; Store MSB of address
BCF BSF NOP NOP	PMCON1,CFGS PMCON1,RD	; Do not select Configuration Space ; Initiate read ; Ignored (Figure 10-1) ; Ignored (Figure 10-1)
MOVF	PMDATL,W	; Get LSB of word
MOVWF	PROG_DATA_LO	; Store in user location
MOVF	PMDATH,W	; Get MSB of word
MOVWF	PROG_DATA_HI	; Store in user location

LATD7 LATD6 LATD5 LATD4 LATD3 LATD2 LATE	
	D1 LATD0
bit 7	bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATD<7:0>: PORTD Output Latch Value bits

REGISTER 11-29: ANSELD: PORTD ANALOG SELECT REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSD7 | ANSD6 | ANSD5 | ANSD4 | ANSD3 | ANSD2 | ANSD1 | ANSD0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ANSD<7:0>**: Analog Select between Analog or Digital Function on pins RD<7:0>⁽¹⁾

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

-n/n = Value at POR and BOR/Value at all other Resets

Legend:							
bit 7							bit 0
SLRD7	SLRD6	SLRD5	SLRD4	SLRD3	SLRD2	SLRD1	SLRD0
R/W-1/1							

REGISTER 11-32: SLRCOND: PORTD SLEW RATE CONTROL REGISTER

bit 7-0 SLRD<7:0>: PORTD Slew Rate Enable bits For RD<7:0> pins 1 = Port pin slew rate is limited 0 = Port pin slews at maximum rate

u = Bit is unchanged

'1' = Bit is set

REGISTER 11-33: INLVLD: PORTD INPUT LEVEL CONTROL REGISTER

x = Bit is unknown

'0' = Bit is cleared

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLD7 | INLVLD6 | INLVLD5 | INLVLD4 | INLVLD3 | INLVLD2 | INLVLD1 | INLVLD0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INLVLD<7:0>: PORTD Input Level Select bits

For RD<7:0> pins

1 = Port pin digital input operates with ST thresholds

0 = Port pin digital input operates with TTL thresholds

11.10 Register Definitions: PORTE

REGISTER 11-34: PORTE: PORTE REGISTER

U-0	U-0	U-0	U-0	R-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	_	_	—	RE3	RE2 ⁽¹⁾	RE1 ⁽¹⁾	RE0 ⁽¹⁾	
bit 7			•				bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
u = Bit is uncl	nanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared								
bit 7-4	Unimplemen	ted: Read as '	o'					

bit 3-0	RE<3:0>: PORTE I/O Pin bits ⁽¹⁾
	1 = Port pin is > Vін
	0 = Port pin is < VIL

Note 1: RE<2:0> are not implemented on the PIC16(L)F1778. Read as '0'. Writes to RE<2:0> are actually written to corresponding LATE register. Reads from PORTE register is the return of actual I/O pin values.

REGISTER 11-35: TRISE: PORTE TRI-STATE REGISTER

U-0	U-0	U-0	U-0	U-1 ⁽²⁾	R/W-1	R/W-1	R/W-1
—	—	—	—	—	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾
bit 7				•			bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	Unimplemented: Read as '1'
bit 2-0	TRISE<2:0>: RE<2:0> Tri-State Control bits ⁽¹⁾
	1 = PORTE pin configured as an input (tri-stated)
	0 = PORTE pin configured as an output

- **Note 1:** TRISE<2:0> are not implemented on the PIC16(L)F1778.
 - 2: Unimplemented, read as '1'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PPSLOCK	_	_	_		_	—	—	PPSLOCKED	206
INTPPS	_	_			INTF	PS<5:0>			205
TOCKIPPS	_	_			TOCK	PPS<5:0>			205
T1CKIPPS	_	_			T1CK	PPS<5:0>			205
T1GPPS	_	—			T1GF	PPS<5:0>			205
T3CKIPPS	—	_			T3CK	PPS<5:0>			205
T3GPPS		_			T3GF	PS<5:0>			205
T5CKIPPS	_	_			T5CK	PPS<5:0>			205
T5GPPS	_	_			T5GF	PPS<5:0>			205
T2INPPS	_	_			T2IN	PPS<5:0>			205
T4INPPS	_	_			T4IN	PPS<5:0>			205
T6INPPS	_	_			T6INI	PPS<5:0>			205
T8INPPS	_	_			T8INI	PPS<5:0>			205
CCP1PPS	_	—			CCP1	PPS<5:0>			205
CCP2PPS	—	—			CCP2	PPS<5:0>			205
CCP7PPS	_	—			CCP7	PPS<5:0>			205
CCP8PPS ⁽¹⁾	_	_		CCP8PPS<5:0>					205
COGIN1PPS	_	_		COG1PPS<5:0>					
COG2INPPS	_	_		COG2PPS<5:0>					
COG3INPPS	_	_		COG3PPS<5:0>					
COG4INPPS ⁽¹⁾	_	_		COG4PPS<5:0>					
MD1CLPPS	_	_		MD1CLPPS<5:0>					
MD1CHPPS	_	_			MD1CI	HPPS<5:0>			205
MD1MODPPS	_	—			MD1MC	DPPS<5:0	>		205
MD2CLPPS	—	—			MD2CI	LPPS<5:0>			205
MD2CHPPS		—			MD2CI	HPPS<5:0>			205
MD2MODPPS	—	—			MD2MC	DPPS<5:0	>		205
MD3CLPPS	—	—			MD3CI	LPPS<5:0>			205
MD3CHPPS	—	—			MD3CI	HPPS<5:0>	•		205
MD3MODPPS	—	—			MD3MC	DPPS<5:0	>		205
MD4CLPPS ⁽¹⁾	—	—			MD4CI	LPPS<5:0>			205
MD4CHPPS ⁽¹⁾	_	—			MD4CI	HPPS<5:0>			205
MD4MODPPS ⁽¹⁾	_	_			MD4MC	DPPS<5:0	>		205
PRG1RPPS	_	_			PRG1F	RPPS<5:0>			205
PRG1FPPS	_	_			PRG1	-PPS<5:0>			205
PRG2RPPS		_			PRG2F	RPPS<5:0>			205
PRG2FPPS					PRG2				205
PRG3RPPS		_	PRG3RPPS<5:0>					205	
PRG3FPPS		_			PRG3				205
PRG4RPPS		—			PRG4F	RPPS<5:0>			205
PRG4FPPS					PRG4				205
CLC1IN0PPS		_			CLCIN	0PPS<5:0>	,		205

TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

© 2015-2016 Microchip Technology Inc.


15.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between sequential conversions of the temperature indicator output.


TABLE 15-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDFVF	R<1:0>	ADFVF	R<1:0>	223

Legend: Shaded cells are unused by the temperature indicator module.







19.11 Register Definitions: Comparator Control

Long bit name prefixes for the Comparator peripherals are shown in Table 19-3. Refer to **Section 1.1.2.2 "Long Bit Names"** for more information

TABLE 19-3:

Peripheral	Bit Name Prefix
Comparator 1	C1
Comparator 2	C2
Comparator 3	C3
Comparator 4	C4
Comparator 5	C5
Comparator 6	C6
Comparator 7 ⁽¹⁾	C7
Comparator 8 ⁽¹⁾	C8

Note 1: PIC16(L)F1777/9 only.

REGISTER 19-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R-0/0	U-0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-0/0
ON	OUT	_	POL	ZLF	—	HYS	SYNC
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	ON: Comparator Enable bit 1 = Comparator is enabled 0 = Comparator is disabled and consumes no active power
bit 6	OUT: Comparator Output bit $If POL = 1$ (inverted polarity): $1 = CxVP < CxVN$ $0 = CxVP > CxVN$ $If POL = 0$ (non-inverted polarity): $1 = CxVP > CxVN$ $0 = CxVP < CxVN$ $0 = CxVP < CxVN$
bit 5	Reserved: Read as '1'. Maintain this bit set.
bit 4	 POL: Comparator Output Polarity Select bit 1 = Comparator output is inverted 0 = Comparator output is not inverted
bit 3	ZLF: Comparator Zero Latency Filter Enable bit 1 = Comparator output is filtered 0 = Comparator output is unfiltered
bit 2	Reserved: Read as '1'. Maintain this bit set.
bit 1	 HYS: Comparator Hysteresis Enable bit 1 = Comparator hysteresis enabled 0 = Comparator hysteresis disabled
bit 0	 SYNC: Comparator Output Synchronous Mode bit 1 = Comparator output to Timer1 and I/O pin is synchronous to changes on Timer1 clock source. Output updated on the falling edge of Timer1 clock source. 0 = Comparator output to Timer1 and I/O pin is asynchronous

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0 R/W-0/0		R/W-0/0	R/W-0/0	
FIS7	FIS7 FIS6 FIS5 FIS4		FIS3 FIS2 FIS1 FI					
bit 7							bit 0	
Legend:								
R = Readable I	oit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other F						other Resets		
'1' = Bit is set	Bit is set '0' = Bit is cleared q = Value depends on condition							

REGISTER 27-7: COGxFIS0: COG FALLING EVENT INPUT SELECTION REGISTER

bit 7-0 **FIS<7:0>:** Falling Event Input Source <n> Enable bits⁽¹⁾. See Table 27-5.

1 = Source <n> output is enabled as a falling event input

0 = Source <n> output has no effect on the falling event

Note 1: Any combination of <n> bits can be selected.

REGISTER 27-8: COGxFIS1: COG FALLING EVENT INPUT SELECTION REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| FIS15 | FIS14 | FIS13 | FIS12 | FIS11 | FIS10 | FIS9 | FIS8 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 15-8 **FIS<15:8>:** Falling Event Input Source <n> Enable bits⁽¹⁾. See Table 27-5.

1 = Source <n> output is enabled as a falling event input

0 = Source <n> output has no effect on the falling event

Note 1: Any combination of <n> bits can be selected.




FIGURE 30-2: SLOPE COMPENSATION (FALLING RAMP) TIMING DIAGRAM (MODE = 00)

PIC16(L)F1777/8/9

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
ANSELA	—	—	ANSA5	ANSA4	ANSA3	ANSA3 ANSA2 ANSA1		ANSA0	177
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	182
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—		187
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133
PIE2	OSFIE	C2IE	C1IE	COG1IE	BCL1IE	C4IE	C3IE	CCP2IE	134
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139
PIR2	OSFIF	C2IF	C1IF	COG1IF	BCL1IF	C4IF	C3IF	CCP2IF	140
RxyPPS	—	—			RxyPP	S<5:0>			205
SSPCLKPPS	—	—			SSPCLK	PPS<5:0>			205, 207
SSPDATPPS	—	—			SSPDAT	PPS<5:0>			205, 207
SSPSSPPS	—	—			SSPSSF	PS<5:0>			205, 207
SSP1ADD				ADD	<7:0>				492
SSP1BUF	Synchronous	s Serial Port F	Receive Buffe	r/Transmit Re	egister				444*
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPN	1<3:0>		489
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	490
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	491
SSP1MSK				MSK	<7:0>				492
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	488
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	176
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	181
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	186

TABLE 32-3: SUMMARY OF REGISTERS ASSOCIATED WITH I²C OPERATION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I²C mode.

* Page provides register information.

33.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

33.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXxSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXxSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCxSTA register enables the EUSART.

33.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

33.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDxCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

33.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXxREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXxREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXxREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXxREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

- 33.5.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPxBRGH:SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 33.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXxREG register.

Mnem	nonic,	Description	Cycles		14-Bit	Opcode	e	Status	Neter	
Operands		Description	Cycles	MSb			LSb	Affected	Notes	
		CONTROL OPER	ATIONS							
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk			
BRW	-	Relative Branch with W	2	00	0000	0000	1011			
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk			
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010			
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk			
RETFIE	k	Return from interrupt	2	00	0000	0000	1001			
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk			
RETURN	-	Return from Subroutine	2	00	0000	0000	1000			
		INHERENT OPER	ATIONS					•		
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD		
NOP	-	No Operation	1	00	0000	0000	0000			
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010			
RESET	-	Software device Reset	1	00	0000	0000	0001			
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD		
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf			
		C-COMPILER OPT	IMIZED							
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk			
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3	
		modifier, mm								
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2	
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	lnmm		2, 3	
		modifier, mm								
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2	

TABLE 35-3: INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

36.4 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

1. TppS2ppS

2. TppS

2. TPp3			
т			
F	Frequency	Т	Time
Lower	case letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	case letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 36-4: LOAD CONDITIONS




TABLE 36-15: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS^(1,2,3,4):

•	Dperating Conditions (unless otherwise stated) /DD = 3.0V, TA = 25°C, Single-ended, 2 μs TAD, VREF+ = 3V, VREF- = Vss												
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions						
AD01	NR	Resolution		_	10	bit							
AD02	EIL	Integral Error	_	_	±1.7	LSb	VREF = 3.0V						
AD03	Edl	Differential Error	_	_	±1	LSb	No missing codes, VREF = 3.0V						
AD04	EOFF	Offset Error	_	_	±2.5	LSb	VREF = 3.0V						
AD05	Egn	Gain Error	_	_	±2.0	LSb	VREF = 3.0V						
AD06	VREF	Reference Voltage	1.8	_	Vdd	V	VREF = (VREF+ minus VREF-)						
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V							
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	—	—	10	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.						

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

- 2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.
- 3: ADC VREF is from external VREF+ pin, VDD pin or FVR, whichever is selected as reference input.
- 4: See Section 31.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

TABLE 36-16: ADC CONVERSION REQUIREMENTS

Standar	Standard Operating Conditions (unless otherwise stated)												
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions						
AD130*	Tad	ADC Clock Period (TADC)	1.0	—	9.0	μS	Fosc-based						
		ADC Internal FRC Oscillator Period (TFRC)	1.0	2.5	6.0	μS	ADCS<1:0> = 11 (ADC FRC mode)						
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	—	13	—	Tad	Set GO/DONE bit to conversion complete						
AD132*	TACQ	Acquisition Time	—	5.0	_	μS							
AD133*	THCD	Holding Capacitor Disconnect Time	_	1/2 Tad			ADCS<2:0> \neq x11 (Fosc-based)						
			_	1/2 TAD + 1TCY			ADCS<2:0> = x11 (FRC-based)						

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.

Note: Unless otherwise noted, VIN = 5V, FOSC = 300 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 37-91: Temperature Indicator Slope Normalized to 20°C, Low Range, VDD = 3.0V, PIC16F1777/8/9 only.




FIGURE 37-92: Temp. Indicator Slope Normalized to 20°C, Low Range, VDD = 1.8V, PIC16LF1773/6 Only.




FIGURE 37-93: Temp. Indicator Slope Normalized to 20°C, Low Range, VDD = 3.0V, PIC16LF1773/6 Only.




FIGURE 37-95: Op Amp, Common Mode Rejection Ratio (CMRR), VDD = 3.0V.






FIGURE 37-94: Temp. Indicator Slope Normalized to 20°C, High Range, VDD = 3.6V, PIC16LF1773/6 Only.





Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 37-97: Op Amp, Offset over Common Mode Voltage, VDD = 3.0V, Temp. = 25°C




FIGURE 37-99: Op Amp, Output Slew Rate, Rising Edge, PIC16F1777/8/9 Only.




FIGURE 37-98: Op Amp, Offset over Common Mode Voltage, VDD = 5.0V, Temp. = 25°C, PIC16F1777/8/9 Only.




FIGURE 37-100: Op Amp, Output Slew Rate, Falling Edge, PIC16F1777/8/9 Only.




FIGURE 37-101: Op Amp, Output Drive Strength, VDD = 5.0V, Temp. = 25°C, PIC16F1777/8/9 Only.




FIGURE 37-102: Comparator Hysteresis, NP Mode (CxSP = 1), VDD = 3.0V, Typical Measured Values.