



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1779-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: PIC16(L)F1778 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RC3/AN15/C1IN4-/C2IN4-/	RC3	TTL/ST	CMOS	General purpose I/O.
C3IN4-/C4IN4-/C5IN4-/C6IN4-/	AN15	AN	_	ADC Channel 15 input.
T2IN//MD2CL/SCL	C1IN4-	AN	_	Comparator 1 negative input.
	C2IN4-	AN		Comparator 2 negative input.
	C3IN4-	AN	_	Comparator 3 negative input.
	C4IN4-	AN		Comparator 4 negative input.
	C5IN4-	AN		Comparator 5 negative input.
	C6IN4-	AN		Comparator 6 negative input.
	T2IN ⁽¹⁾	TTL/ST		Timer2 gate input.
	MD2CL ⁽¹⁾	TTL/ST		Data signal modulator 2 low carrier input.
	SCL	l ² C	OD	l ² C clock.
RC4/AN16/C5IN3-/C6IN3-/T8IN/	RC4	TTL/ST	CMOS	General purpose I/O.
PRG3R/MD2CH/SDA	AN16	AN		ADC Channel 16 input.
	C5IN3-	AN		Comparator 5 negative input.
	C6IN3-	AN		Comparator 6 negative input.
	T8IN ⁽¹⁾	TTL/ST		Timer8 gate input.
	PRG3R ⁽¹⁾	TTL/ST		Ramp generator set_rising input.
	MD2CH ⁽¹⁾	TTL/ST		Data signal modulator 2 high carrier input.
	SDA	l ² C	OD	I ² C data input/output.
RC5/AN17/OPA3IN0+/T4IN/	RC5	TTL/ST	CMOS	General purpose I/O.
PRG3F/MD2MOD	AN17	AN		ADC Channel 17 input.
	OPA3IN0+	AN		Operational amplifier 3 inverting input.
	T4IN ⁽¹⁾	TTL/ST		Timer4 gate input.
	PRG3F ⁽¹⁾	TTL/ST		Ramp generator set_falling input.
	MD2MOD ⁽¹⁾	TTL/ST		Data signal modulator modulation input.
RC6/AN18/PRG3IN0/C5IN1-/	RC6	TTL/ST	CMOS	General purpose I/O.
C6IN1-/OPA3OUT	AN18	AN		ADC Channel 18 input.
	PRG3IN0	AN		Ramp generator 3 reference voltage input.
	C5IN1-	AN		Comparator 5 negative input.
	C6IN1-	AN		Comparator 6 negative input.
	OPA3OUT		AN	Operational amplifier 3 output.
RC7/AN19/OPA3IN0-	RC7	TTL/ST	CMOS	General purpose I/O.
	AN19	AN		ADC Channel 19 input.
	OPA3IN0-	AN		Operational amplifier 3 non-inverting input.
RE3/MCLR	RE3	TTL/ST	CMOS	General purpose input.
	MCLR	ST	—	Master clear input.
Vdd	Vdd	Power		Positive supply.
Vss	Vss	Power	_	Ground reference.
· · · · · · · · · · · · · · · · · · ·				

 Legend:
 AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD = Open-Drain

 TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 I²C = Schmitt Trigger input with I²C

 HP = High Power
 XTAL = Crystal levels

Note 1: Default peripheral input. Alternate pins can be selected as the peripheral input with the PPS input selection registers.
 All pin digital outputs default to PORT latch data. Alternate outputs can be selected as the peripheral digital output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

TABLE 3-13: PIC16(L)F1779 MEMORY MAP, BANK 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h C0Bh	Core Registers (Table 3-2)	C80h C8Bh	Core Registers (Table 3-2)	D00h D0Bh	Core Registers (Table 3-2)	D80h D8Bh	Core Registers (Table 3-2)	E00h E0Bh	Core Registers (Table 3-2)	E80h E8Bh	Core Registers (Table 3-2)	F00h F0Bh	Core Registers (Table 3-2)	F80h F8Bh	Core Registers (Table 3-2)
C0Ch	_	C8Ch	_	D0Ch	_										
C0Dh	_	C8Dh	—	D0Dh	—										
C0Eh	_	C8Eh	—	D0Eh	—										
C0Fh	—	C8Fh	—	D0Fh	—										
C10h	—	C90h	—	D10h	_										
C11h	—	C91h	_	D11h											
C12h	—	C92h	—	D12h	_										
C13h	—	C93h	—	D13h	_										
C14h	_	C94h	—	D14h	_										
C15h	—	C95h	—	D15h											
C16h	—	C96h	—	D16h	—										
C17h	—	C97h	—	D17h	—		See Table 3-15		See Table 3-16						
C18h	—	C98h	—	D18h	—		for register map-								
C19h	—	C99h	—	D19h	_		ping details								
C1Ah	—	C9Ah	_	D1Ah	_										
C1Bh	—	C9Bh	—	D1Bh	MD4CON0										
C1Ch	—	C9Ch	—	D1Ch	MD4CON1										
C1Dh	—	C9Dh	_	D1Dh	MD4SRC										
C1Eh	—	C9Eh	—	D1Eh	MD4CARL										
C1Fh	—	C9Fh	—	D1Fh	MD4CARH										
C20n	General Purpose Register 80 Bytes	CAUN CBFh CC0h	General Purpose Register 32 Bytes Unimplemented	D20n	Unimplemented Read as '0'										
C6Fh		CEEh	Read as '0'	D6Fh		DEEh		F6F h		FFFh		F6Fh		FFFh	
C70h		CF0h		D70h		DE0h		F70h		EE0h		F70h		FF0h	
07011	Accesses 70h – 7Fh	0.01	Accesses 70h – 7Fh	2.01	Accesses 70h – 7Fh	21 011	Accesses 70h – 7Fh	2.01	Accesses 70h – 7Fh	2.01	Accesses 70h – 7Fh	1.01	Accesses 70h – 7Fh		Accesses 70h – 7Fh
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
OSFIE	C2IE	C1IE	COG1IE	BCL1IE	C4IE	C3IE	CCP2IE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unc	hanged	x = Bit is unk	nown	-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set	t	'0' = Bit is cle	ared				
bit 7	OSFIE: Oscil	lator Fail Interr	upt Enable bit				
	1 = Enables	the Oscillator F	ail interrupt				
	0 = Disables	the Oscillator	Fail interrupt				
bit 6	C2IE: Compa	arator C2 Interr	upt Enable bit				
	1 = Enables 0 = Disables	the Comparato	or C2 interrupt	t			
bit 5	C1IF: Compa	arator C1 Interr	unt Enable bit				
bit o	1 = Enables	the Comparate	or C1 interrupt				
	0 = Disables	the Comparate	or C1 interrup	t			
bit 4	COG1IE: CO	G1 Auto-Shuto	lown Interrupt	Enable bit			
	1 = COG1 in	iterrupt enabled	þ				
	0 = COG1 in	iterrupt disable	d				
bit 3	BCL1IE: MS	SP Bus Collisio	on Interrupt Er	able bit			
	1 = Enables	the MSSP Bus	Collision inte	rrupt			
hit 2		to T6PR Match	Interrunt Ens	hle hit			
	1 = Enables	the Comparate	or C4 interrunt				
	0 = Disables	the Comparate	or C4 interrup	t			
bit 1	C3IE: TMR4	to T4PR Match	n Interrupt Ena	able bit			
	1 = Enables	the Comparato	or C3 interrupt				
	0 = Disables	the Comparate	or C3 interrup	t			
bit 0	CCP2IE: CC	P2 Interrupt En	able bit				
	1 = Enables	the CCP2 inter	rupt				
		ine CCP2 Inte	rrupt				
Note: D			man at the				
NOTE: BI	it rele of the IN	nerinheral inter	must be				
30	c to chable any	peripricia inter	iupi.				

REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

11.4 Register Definitions: PORTB

REGISTER 11-9: PORTB: PORTB REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
bit 7	·	·					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cle	ared				

bit 7-0 **RB<7:0>**: PORTB General Purpose I/O Pin bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

REGISTER 11-10: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

- TRISB<7:0>: PORTB Tri-State Control bits
- 1 = PORTB pin configured as an input (tri-stated)
- 0 = PORTB pin configured as an output

REGISTER 11-11: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

11.5 PORTC Registers

11.5.1 DATA REGISTER

PORTC is an 8-bit wide bidirectional port in the PIC16(L)F1777/8/9 devices. The corresponding data direction register is TRISC (Register 11-19). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 11-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 11-18) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

11.5.2 DIRECTION CONTROL

The TRISC register (Register 11-19) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

11.5.3 INPUT THRESHOLD CONTROL

The INLVLC register (Register 11-25) controls the input voltage threshold for each of the available PORTC input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTC register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 36-4: I/O Ports for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

11.5.4 OPEN-DRAIN CONTROL

The ODCONC register (Register 11-23) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONC bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONC bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

11.5.5 SLEW RATE CONTROL

The SLRCONC register (Register 11-24) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONC bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONC bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

11.5.6 ANALOG CONTROL

The ANSELC register (Register 11-21) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELC bits default to the Analog
	mode after reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

11.5.7 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after reset. Other functions are selected with the peripheral pin select logic. See **Section 12.0 "Peripheral Pin Select (PPS) Module"** for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELC register. Digital output functions may continue to control the pin when it is in Analog mode.

FIGURE 18-3: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



18.5 Operation During Sleep

When the device wakes up from Sleep as the result of an interrupt or a Watchdog Timer time-out, the contents of the DACxCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

18.6 Effects of a Reset

A device Reset affects the following:

- · DAC is disabled
- DAC output voltage is removed from the DACxOUTx pin
- The REF<9:0> reference selection bits are cleared

FIGURE 22-6:	TIMER1 GATE SINGLE-PULSE AND TOGGLE COMBINED MODE	
TMR1GE		
T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE	Cleared by hardware o Cleared by hardware o falling edge of T1GVAL Counting enabled on rising edge of T10	n -
t1g_in		
Т1СКІ		
T1GVAL		
Timer1	N N + 1 N + 2 N + 3 N + 4	
TMR1GIF	Cleared by software falling edge of T1GVAL	

23.6.6 EDGE-TRIGGERED ONE-SHOT MODE

The Edge-Triggered One-Shot modes start the timer on an edge from the external signal input, after the ON bit is set, and clear the ON bit when the timer matches the PRx period value. The following edges will start the timer:

- Rising edge (MODE<4:0> = 01001)
- Falling edge (MODE<4:0> = 01010)
- Rising or Falling edge (MODE<4:0> = 01011)

If the timer is halted by clearing the ON bit then another TMRx_ers edge is required after the ON bit is set to resume counting. Figure 23-9 illustrates operation in the rising edge One-Shot mode.

When Edge-Triggered One-Shot mode is used in conjunction with the CCP then the edge-trigger will activate the PWM drive and the PWM drive will deactivate when the timer matches the CCPRx pulse width value and stay deactivated when the timer halts at the PRx period count match.

FIGURE 23-9: EDGE-TRIGGERED ONE-SHOT MODE TIMING DIAGRAM (MODE = 01001)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCAP	—	—	—	_		CTS	<3:0>		321
CCPxCON	EN	-	OUT	FMT		MODE	=<3:0>		319
CCPRxL	Capture/Corr	pare/PWM R	egister x (LSB)					320
CCPRxH	Capture/Corr	pare/PWM R	egister x (MSE	3)					320
CCPTMRS1	C8TSEL	C8TSEL<1:0> ⁽¹⁾ C7TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0>					323		
CCPTMRS2	P10TSE	L<1:0>(1)	P9TSE	L<1:0>	P4TSEL<1:0> P3TSEL<1:0>			323	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133
PIE2	OSFIE	C2IE	C1IE	COG1IE	BCL1IE	C4IE	C3IE	CCP2IE	134
PIE5	CCP8IE ⁽¹⁾	CCP7IE	COG4IE ⁽¹⁾	COG3IE	C8IE ⁽¹⁾	C7IE ⁽¹⁾	C6IE	C5IE	137
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139
PIR2	OSFIF	C2IF	C1IF	COG1IF	BCL1IF	C4IF	C3IF	CCP2IF	140
PIR5	CCP8IF ⁽¹⁾	CCP7IF	COG4IF ⁽¹⁾	COG3IF	C8IF ⁽¹⁾	C7IF ⁽¹⁾	C6IF	C5IF	143
T2PR	Timer2 Perio	d Register							287*
T2CON	ON		CKPS<2:0>			OUTP	S<3:0>		307
TMR2	Timer2 Modu	ule Register							287
T4PR	Timer4 Perio	d Register							287*
T4CON	ON		CKPS<2:0>			OUTP	S<3:0>		307
TMR4	Timer4 Modu	ule Register							287
T6PR	Timer6 Perio	d Register							287*
T6CON	ON		CKPS<2:0>			OUTP	S<3:0>		307
TMR6	Timer6 Modu	ule Register							287
T8PR	Timer8 Perio	d Register							287*
T8CON	ON		CKPS<2:0>			OUTP	S<3:0>		307
TMR8	Timer8 Modu	ule Register							287

TABLE 24-4: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

* Page provides register information.

Note 1: PIC16(L)F1777/9 only.



FIGURE 26-9:

PIC16(L)F1777/8/9

26.7 Register Definitions: PWM Control

Long bit name prefixes for the 16-bit PWM peripherals are shown in Table 26-2. Refer to **Section 1.1 "Register and Bit naming conventions"** for more information

TABLE 26-2:

Peripheral	Bit Name Prefix
PWM5	PWM5
PWM6	PWM6
PWM11	PWM11
PWM12 ⁽¹⁾	PWM12

Note 1: PIC16(L)F1777/9 only.

REGISTER 26-1: PWMxCON: PWM CONTROL REGISTER

R/W-0/0	U-0	R/HS/HC-0/0	R/W-0/0	R/W-0/0	N-0/0 R/W-0/0 U-0		U-0
EN	_	OUT	POL	MODE<1:0>		—	—
bit 7							bit 0

Legend:HC = Bit is cleared by hardware<math>HS = Bit is set by hardware<math>R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'<math>u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7	 EN: PWM Module Enable bit 1 = Module is enabled 0 = Module is disabled 	
bit 6	Unimplemented: Read as '0'	
bit 5	OUT: Output State of the PWM module	
bit 4	 POL: PWM Output Polarity Control bit 1 = PWM output active state is low 0 = PWM output active state is high 	
bit 3-2	MODE<1:0>: PWM Mode Control bits 11 = Center Aligned mode 10 = Toggle On Match mode 01 = Set On Match mode 00 = Standard PWM mode	
bit 1-0	Unimplemented: Read as '0'	

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_		_	_	OFIE	PHIE	DCIE	PRIE
bit 7			•	•	•	•	bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplem	ented bit, read a	as '0'	
u = Bit is uncl	hanged	x = Bit is unkno	own	-n/n = Value at	POR and BOR	/Value at all oth	er Resets
'1' = Bit is set		'0' = Bit is clea	red				
bit 7-4	Unimplement	ed: Read as '0'					
bit 3	OFIE: Offset I	nterrupt Enable	bit				
	1 = Interrupt (CPU on Offset N	latch				
hit 2		Interrunt Enable					
DIL Z	1 = Interrupt (CPU on Phase N	Match				
	0 = Do not Int	terrupt CPU on I	Phase Match				
bit 1	DCIE: Duty C	ycle Interrupt Er	nable bit				
1 = Interrupt CPU on Duty Cycle Match			cle Match	L.			
	0 = Do not interrupt CPU on Duty Cycle Mate						
bit U	<pre>PRIE: Period 1 = Interrupt (</pre>	Interrupt Enable	e bit Match				
	0 = Do not int	errupt CPU on F	Period Match				

REGISTER 26-2: PWMxINTE: PWM INTERRUPT ENABLE REGISTER

REGISTER 26-3: PWMxINTF: PWM INTERRUPT REQUEST REGISTER

U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
_	_	—	—	OFIF	PHIF	DCIF	PRIF
bit 7							bit 0

Legend:		
HC = Bit is cleared by hardw	are	HS = Bit is set by hardware
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'							
bit 3	OFIF: Offset Interrupt Flag bit ⁽¹⁾							
	1 = Offset Match Event occurred							
	0 = Offset Match Event did not occur							
bit 2	PHIF: Phase Interrupt Flag bit ⁽¹⁾							
	1 = Phase Match Event occurred							
	0 = Phase Match Event did not occur							
bit 1	DCIF: Duty Cycle Interrupt Flag bit ⁽¹⁾							
	1 = Duty Cycle Match Event occurred							
	0 = Duty Cycle Match Event did not occur							
bit 0	PRIF: Period Interrupt Flag bit ⁽¹⁾							
	1 = Period Match Event occurred							
	0 = Period Match Event did not occur							

Note 1: Bit is forced clear by hardware while module is disabled (EN = 0).

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
—	—	—	_		RTSS	<3:0>		
bit 7							bit 0	
Legend:								
R = Readable b	bit	W = Writable I	bit	U = Unimplem	nented bit, read	as '0'		
u = Bit is uncha	it is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other				-n/n = Value at POR and BOR/Value at all other Res			
'1' = Bit is set		'0' = Bit is clea	ared	q = value depends on configuration bits				

REGISTER 30-5: PRGxRTSS: SET_RISING TIMING SOURCE SELECT REGISTER

bit 7-4 Unimplemented: Read as '0'

bit 3-0 RTSS<3:0>: Set_rising Timing Source Select bits See Table 30-5.

REGISTER 30-6: PRGxFTSS: SET_FALLING TIMING SOURCE SELECT REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
—	—	—	—	FTSS<3:0>					
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = value depends on configuration bits

bit 7-4 Unimplemented: Read as '0'

bit 3-0 FTSS<3:0>: Set_falling Timing Source Select bits See Table 30-5.

TABLE 30-6:	SUMMARY OF REGISTERS ASSOCIATED WITH THE PRG MODULE ^{(1)}

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
PRGxCON0	EN	—	FEDG	REDG	MODE	MODE<1:0> OS GO			421	
PRGxCON1	—	—	—	—	—	RDY	FPOL	RPOL	422	
PRGxCON2	—	—	—			ISET<4:0>			423	
PRGxINS	—	—	—	—	INS<3:0>					
PRGxRPPS	—	—	PRGxRPPS<5:0>							
PRGxFPPS	—	—			PRGxFP	PS<5:0>			424	
PRGxRTSS	—	—	—	—		RTSS	3:0>		205, 207	
PRGxFTSS	—	—	—	—		FTSS	<3:0>		205, 207	
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	186	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	186	
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	_	_	187	
WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	188	

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the PRG module.

Note 1: PRG4 available on PIC16(L)F1777/9 only.

FIGURE 31-5:	CARRIER LOW SYNCHRONIZATION (MDCHSYNC = 0, MDCLSYNC = 1)
Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDx_out	
Active Carrier State -	



R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
ACKTIM	3) PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN		
bit 7		I			-		bit 0		
Legend:									
R = Reada	ble bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'			
u = Bit is u	nchanged	x = Bit is unkr	nown	-n/n = Value	at POR and BOF	R/Value at all o	ther Resets		
'1' = Bit is s	set	'0' = Bit is clea	0' = Bit is cleared						
				- · · ·	(2)				
bit 7	ACKTIM: Ack	knowledge Time	e Status bit (l ²	C mode only)	(3)	falling adva of			
	\perp = Indicates 0 = Not an Ac	the I-C bus is i knowledge sea	n an Acknowi ouence, cleare	eage sequence ed on ninth ris	ina edae of SCL	clock	SCL CIOCK		
bit 6	PCIE: Stop Co	ondition Interru	pt Enable bit ((I ² C slave mo	de only)				
	1 = Enable int	terrupt on dete	ction of Stop c	ondition	,				
	0 = Stop dete	ction interrupts	are disabled	2)					
bit 5	SCIE: Start C	ondition Interru	pt Enable bit	(I ² C slave mo	de only)				
	1 = Enable int	terrupt on dete	ction of Start o	or Restart con 2)	ditions				
hit 4	BOEN: Buffer	Clion interrupts	ale uisableu. Ale hit						
	In SPI Slave r	mode: ⁽¹⁾							
	1 = SSP1	1BUF updates	every time tha	it a new data l	oyte is shifted in i	gnoring the BI	= bit		
	0 = If new	w byte is receiv	ved with BF b	it of the SSP1	STAT register al	ready set, SSI	POV bit of the		
	In I ² C Master	mode and SPI	r is set, and th Master mode	e duffer is not	updated				
	This bit is	ignored.		-					
	In I ² C Slave n	node:							
	1 = SSP ⁻ state	of the SSPOV	ed and ACK is bit only if the	s generated to BF bit = 0	or a received add	iress/data byte	e, ignoring the		
	0 = SSP1	1BUF is only up	odated when S	SSPOV is clea	ar				
bit 3	SDAHT: SDA	Hold Time Sel	ection bit (I ² C	mode only)					
	1 = Minimum	of 300 ns hold	time on SDA	after the falling	g edge of SCL				
	0 = Minimum	of 100 ns hold	time on SDA	after the falling	g edge of SCL				
bit 2	SBCDE: Slav	e Mode Bus C	ollision Detect	Enable bit (If	C Slave mode or	יוע) אור אין אין אור			
	If, on the risir BCI 1IF bit of	the PIR2 regis	L, SDA is san ter is set and	npled low whe	en the module is	outputting a r	high state, the		
	1 = Enable sl	ave hus collisio	n interrunts	Sub good laid					
	0 = Slave bus	s collision interr	upts are disat	bled					
bit 1	AHEN: Addre	ess Hold Enable	e bit (I ² C Slave	e mode only)					
	1 = Following	the eighth fal	ling edge of S	SCL for a mat	ching received a	ddress byte; (CKP bit of the		
	SSP1CO	N1 register wil	l be cleared ai	nd the SCL wi	ll be held low.				
bit 0	DHFN. Data I	Hold Enable bit	(I ² C Slave m	ode only)					
bit 0	1 = Following	the eighth falli	na edae of SC	CL for a receiv	ed data byte: sla	ve hardware c	lears the CKP		
	bit of the	SSP1CON1 re	gister and SC	L is held low.					
	0 = Data hold	ing is disabled							
Note 1:	For daisy-chained	SPI operation;	allows the use	r to ignore all l	out the last receiv	ed byte. SSPC	OV is still set		
	when a new byte is	s received and I	BF = 1, but ha	rdware continu	ues to write the m	ost recent byte	e to SSP1BUF.		

REGISTER 32-4: SSP1CON3: SSP CONTROL REGISTER 3

2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

33.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDxCON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPxBRG begins counting up using the BRG counter clock as shown in Figure 33-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPxBRGH:SPxBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCxREG needs to be read to clear the RCIF interrupt. RCxREG content should be discarded. When calibrating for modes that do not use the SPxBRGH register the user can verify that the SPxBRGL register did not overflow by checking for 00h in the SPxBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 33-6. During ABD, both the SPxBRGH and SPxBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPxBRGH and SPxBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 33.4.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPxBRGH:SPxBRGL register pair.

TABLE 33-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock		
0	0	Fosc/64	Fosc/512		
0	1	Fosc/16	Fosc/128		
1	0	Fosc/16	Fosc/128		
1	1	Fosc/4	Fosc/32		

Note: During the ABD sequence, SPxBRGL and SPxBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.

FIGURE 33-6: AUTOMATIC BAUD RATE CALIBRATION⁽¹⁾



33.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

33.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXxSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXxSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCxSTA register enables the EUSART.

33.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

33.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDxCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

33.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXxREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXxREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXxREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXxREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

- 33.5.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPxBRGH:SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 33.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXxREG register.

FIGURE 36-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



TABLE 36-13: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated)								
Param No.	Sym.	Characteristic		Min.	Тур†	Max.	Units	Conditions
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	_	—	ns	
			With Prescaler	20	_	-	ns	
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20		_	ns	
			With Prescaler	20	_	-	ns	
CC03*	TccP	CCPx Input Period		(3Tcy + 40)*N		_	ns	N = prescale value

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 36-27:	I ² C BUS DATA REQUIREMENTS
--------------	--

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy			
SP101*	TLOW	Clock low time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy	_		
SP102*	TR	SDA and SCL rise time	100 kHz mode	_	1000	ns	
			400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDA and SCL fall time	100 kHz mode	_	250	ns	
			400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0		ns	
			400 kHz mode	0	0.9	μS	
SP107*	TSU:DAT	Data input setup time	100 kHz mode	250		ns	(Note 2)
			400 kHz mode	100		ns	
SP109*	ΤΑΑ	Output valid from clock	100 kHz mode	_	3500	ns	(Note 1)
			400 kHz mode	—		ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7		μS	Time the bus must be free
			400 kHz mode	1.3	_	μS	before a new transmission can start
SP111	Св	Bus capacitive loading		_	400	pF	

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement Tsu:DAT \ge 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.