



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1779-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description		
RA3/AN3/VREF+/DAC1REF0+/	RA3	TTL/ST	CMOS	General purpose I/O.		
DAC2REF0+/DAC3REF0+/	AN3	AN		ADC Channel 3 input.		
DAC4REF0+/DAC5REF0+/ DAC7REF0+/C1IN1+/MD1CL	VREF+	AN		ADC positive reference.		
	DAC1REF0+	AN	_	DAC1 positive reference.		
	DAC2REF0+	AN		DAC2 positive reference.		
	DAC3REF0+	AN		DAC3 positive reference.		
	DAC4REF0+	AN	_	DAC4 positive reference.		
	DAC5REF0+	AN		DAC5 positive reference.		
	DAC7REF0+	AN	—	DAC7 positive reference.		
	C1IN1+	AN	—	Comparator 1 positive input.		
	MD1CL ⁽¹⁾	TTL/ST	—	Data signal modulator 1 low carrier input.		
RA4/OPA1IN0+/PRG1R/	RA4	TTL/ST	CMOS	General purpose I/O.		
MD1CH/DAC4OUT1/T0CKI	OPA1IN0+	AN	—	Operational Amplifier 1 non-inverting input.		
	PRG1R ⁽¹⁾	TTL/ST		Ramp generator set_rising input.		
	MD1CH ⁽¹⁾	TTL/ST	—	Data signal modulator 1 high carrier input.		
	DAC4OUT1	—	AN	DAC4 voltage output.		
	T0CKI ⁽¹⁾	TTL/ST		Timer0 clock input.		
RA5/AN4/OPA1IN0-/	RA5	TTL/ST	CMOS	General purpose I/O.		
DAC2OUT1/PRG1F/	AN4	AN	_	ADC Channel 4 input.		
MD1MOD/SS	OPA1IN0-	AN		Operational amplifier 1 inverting input.		
	DAC2OUT1		AN	DAC2 voltage output.		
	PRG1F ⁽¹⁾	TTL/ST	_	Ramp generator set_falling input.		
	MD1MOD ⁽¹⁾	TTL/ST		Data signal modulator modulation input.		
	SS	ST		Slave Select input.		
RA6/CLKOUT/C6IN1+/OSC2	RA6	TTL/ST	CMOS	General purpose I/O.		
	CLKOUT		CMOS	Fosc/4 output.		
	C6IN1+	AN		Comparator 6 positive input.		
	OSC2	XTAL	_	Crystal/Resonator (LP, XT, HS modes).		
RA7/CLKIN/OSC1	RA7	TTL/ST	CMOS	General purpose I/O.		
	CLKIN	TTL/ST	_	CLC input.		
	OSC1	XTAL	_	Crystal/Resonator (LP, XT, HS modes).		
RB0/AN12/ZCD/HIB0/C2IN1+/	RB0	TTL/ST	CMOS	General purpose I/O.		
COG1IN	AN12	AN	—	ADC Channel 12 input.		
	ZCD	AN	—	Zero-cross detection input.		
	HIB0	HP	HP	High-Power output.		
	C2IN1+	AN	_	Comparator 2 positive input.		
	COG1IN ⁽¹⁾	TTL/ST	_	Complementary output generator 1 input.		

TABLE 1-2: PIC16(L)F1778 PINOUT DESCRIPTION (CONTINUED)

Legend:AN = Analog input or outputCMOS = CMOS compatible input or outputOD= Open-DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levelsI²C= Schmitt Trigger input with I²CHP = High PowerXTAL= Crystal levels

Note 1: Default peripheral input. Alternate pins can be selected as the peripheral input with the PPS input selection registers.
 All pin digital outputs default to PORT latch data. Alternate outputs can be selected as the peripheral digital output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

TABLE 3-11: PIC16(L)F1778 MEMORY MAP, BANK 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	Core Registers (Table 3-2)	C80h	Core Registers (Table 3-2)	D00h	Core Registers (Table 3-2)	D80h	Core Registers (Table 3-2)	E00h	Core Registers (Table 3-2)	E80h	Core Registers (Table 3-2)	F00h	Core Registers (Table 3-2)	F80h	Core Registers (Table 3-2)
C0Bh		C8Bh		D0Bh		D8Bh		E0Bh		E8Bh		F0Bh		F8Bh	
C0Ch	_	C8Ch	_	D0Ch	_										
C0Dh	_	C8Dh	_	D0Dh	—										
C0Eh	_	C8Eh	_	D0Eh	_										
C0Fh C10h	_	C8Fh C90h		D0Fh D10h	—										
C10h C11h	_	C901		D10n D11h											
C12h		C92h		D12h											
C12h		C93h		D1211											
C14h	_	C94h	_	D14h	_										
C15h	_	C95h	_	D15h	_										
C16h	_	C96h	_	D16h	_										
C17h	_	C97h	_	D17h	_		0		0				0		0
C18h	_	C98h	_	D18h	_		See Table 3-14 for register map-		See Table 3-14 for register map-		See Table 3-14 for register map-		See Table 3-14 for register map-		See Table 3-16 for register map-
C19h	—	C99h	_	D19h	—		ping details		ping details		ping details		ping details		ping details
C1Ah	—	C9Ah	_	D1Ah	_										
C1Bh	—	C9Bh	—	D1Bh	—										
C1Ch	—	C9Ch	—	D1Ch	—										
C1Dh	—	C9Dh	—	D1Dh	—										
C1Eh	_	C9Eh	_	D1Eh	_										
C1Fh C20h	—	C9Fh CA0h	—	D1Fh D20h	—										
C2011	General Purpose	CBFh	General Purpose Register 32 Bytes		Unimplemented										
	Register 80 Bytes	CC0h	Unimplemented Read as '0'		Read as '0'										
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h	Accesses 70h – 7Fh	CF0h	Accesses 70h – 7Fh	D70h	Accesses 70h – 7Fh	DF0h	Accesses 70h – 7Fh	E70h	Accesses 70h – 7Fh	EF0h	Accesses 70h – 7Fh	F70h	Accesses 70h – 7Fh	FF0h	Accesses 70h – 7Fh
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'.

					•	,				
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
Banl	k 14									
70Ch	—	Unimplemented								_
70Dh	COG2PHR	—	_	COG Rising Edge	Phase Delay Cou	int Register				00 0000
70Eh	COG2PHF	—		COG Falling Edge	e Phase Delay Cou	unt Register				00 0000
70Fh	COG2BLKR	—		COG Rising Edge	Blanking Count R	legister				00 0000
710h	COG2BLKF	—		COG Falling Edge	e Blanking Count F	Register				00 0000
711h	COG2DBR	—		COG Rising Edge	Dead-band Coun	t Register				00 0000
712h	COG2DBF	—		COG Falling Edge	e Dead-band Coun	it Register				00 0000
713h	COG2CON0	EN	LD	_	CS<	:1:0>		MD<2:0>		00-0 0000

_

RIS4

RIS12

RSIM4

RSIM12

FIS4

FIS12

FSIM4

FSIM12

AS4E

SDATA

POLD

RIS3

RIS11

RSIM3

RSIM11

FIS3

FIS11

FSIM3

FSIM11

AS3E

STRD

ASDAC<1:0>

POLC

RIS2

RIS10

RSIM2

RSIM10

FIS2

FIS10

FSIM2

FSIM10

AS2E

STRC

POLB

RIS1

RIS9

RSIM1

RSIM9

FIS1

FIS9

FSIM1

FSIM9

_

AS1E

STRB

POLA

RIS0

RIS8

RSIM0

RSIM8

FIS0

FIS8

FSIM0

FSIM8

_

AS0E

STRA

00-- 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0001 01--

0000 0000

0000 0000

TABLE 3-18: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

FDBS

RIS6

RIS14

RSIM6

RSIM14

FIS6

FIS14

FSIM6

FSIM14

ARSEN

AS6E

SDATC

_

RIS5

RIS13

RSIM5

RSIM13

FIS5

FIS13

FSIM5

FSIM13

AS5E

SDATB

ASDBD<1:0>

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved.Shaded locations are unimplemented, read as '0'.

Note 1: Unimplemented, read as '1'.

2: Unimplemented on PIC16LF1777/8/9.

RDBS

RIS7

RIS15

RSIM7

RSIM15

FIS7

FIS15

FSIM7

FSIM15

ASE

AS7E

SDATD

3: Unimplemented on PIC16(L)F1778.

714h

715h

716h

717h

718h

719h

71Ah

71Bh

71Ch

71Dh

71Eh

COG2CON1

COG2RIS0

COG2RIS1

COG2RSIM0

COG2RSIM1

COG2FIS0

COG2FIS1

COG2FSIM0

COG2FSIM1

COG2ASD0

COG2ASD1

71Fh COG2STR

Value on all other Resets

--00 0000 --00 0000 --00 0000 --00 0000 --00 0000 00-0 0000

00-- 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0000 0000

0001 01--

0000 0000


0000 0000

U-1 —	U-1	U-1	U-1	BORV ⁽³⁾ R/P-1	STVREN R/P-1	PLLEN bit : R/P-1
it		U-1	U-1	R/P-1	R/P-1	
it	U-1	U-1	U-1	R/P-1	R/P-1	R/P-1
it	U-1	U-1	U-1	R/P-1	R/P-1	R/P-1
	_	_	_			
				PPS1WAY	WRT<	<1:0>
						bit
	D - Dro ana mara			nted bit wood oo	(4)	
	P = Programma	idie dit	•	ented bit, read as		
ed	'1' = Bit is set		-n = value when	n blank or after B	uik Erase	
LVP: Low-Volta 1 = ON 0 = OFF	age Programming Low-voltage prog High-voltage on I	ramming enable		ming		
DEBUG : In-Cir 1 = OFF 0 = ON	In-Circuit Debugg	ger disabled, ICS		-		
LPBOR: Low- 1 = OFF 0 = ON	Low-Power Brow	n-out Reset is d				
BORV: Brown- 1 = LO 0 = HI	Brown-out Reset	voltage (VBOR),				
STVREN: Stat 1 = ON 0 = OFF	Stack Overflow o	r Underflow will	cause a Reset	et		
PLLEN: PLL E 1 = ON 0 = OFF	nable bit 4xPLL enabled 4xPLL disabled					
ZCD : ZCD Ena 1 = OFF 0 = ON	ZCD disabled. Z		led by setting the	ZCDSEN bit of 2	ZCDCON	
Unimplement	ed: Read as '1'					
PPS1WAY : PP 1 = ON 0 = OFF	The PPSLOCK b is set, all future of	it can only be se hanges to PPS	et once after an u registers are prev	vented		
<u>4 kW Flash me</u> 11 = O 10 = B 01 = H 00 = A <u>8 kW Flash me</u> 11 = O 10 = B 01 = H	Emory (PIC16(L)F FF Write p OOT 0000h ALF 0000h LL 0000h emory (PIC16(L)F FF Write p OOT 0000h emory (PIC16(L)F FF Write p OOT 0000h ALF 0000h	1764/8) protection off to 01FFh write p to 07FFh write p to 0FFFh write p <u>1765/9)</u> protection off to 01FFh write p to 0FFFh write p	protected, 0200h protected, 0800h protected, no ado protected, 0200h protected, 1000h	to 0FFFh may be lresses may be n to 1FFFh may be to 1FFFh may be	e modified by PM nodified by PMCC e modified by PMC e modified by PM e modified by PM	CON control DN control CON control CON control
	0 = OFF DEBUG: In-Ci 1 = OFF 0 = ON LPBOR: Low-1 1 = OFF 0 = ON BORV: Brown-1 1 = LO 0 = HI STVREN: Stact 1 = ON 0 = OFF PLLEN: PLL E 1 = ON 0 = OFF ZCD: ZCD End 1 = OFF 0 = ON Unimplemente PPS1WAY: PF 1 = ON 0 = OFF WRT<1:0>: FI 4 kW Flash me 11 = O 10 = B 01 = H 00 = A kW Flash me 11 = O 10 = B 01 = H 00 = A LVP bit cannot	0 = OFF High-voltage on I DEBUG: In-Circuit Debugger Mo 1 = OFF In-Circuit Debugger 0 = ON In-Circuit Debugge LPBOR: Low-Power BOR Enab 1 = OFF Low-Power BOR Enab 1 = OFF Low-Power BOR Enab 1 = OFF Low-Power Brow BORV: Brown-out Reset Voltage 1 = LO Brown-out Reset Voltage 1 = LO Brown-out Reset STVREN: Stack Overflow/Undet 1 = ON Stack Overflow o 0 = OFF 4xPLL enabled 1 = ON 4xPLL enabled 2CD: ZCD Enable bit 1 = OFF ZCD disabled. ZC 0 = ON ZCD always enal Unimplemented: Read as '1' PPS1WAY: PPSLOCK Bit One-V 1 = ON The PPSLOCK bi is set, all future c 0 = OFF The PPSLOCK bi 0 = OFF The PPSLOCK bi 0 = OFF Write p 10 = BOOT 0000h 01 = HALF 0000h 00 = ALL 0000h 1 = OAL 0000h 1 = HALF 0000h 00 = ALL 0000h	0 = OFF High-voltage on MCLR must be u DEBUG: In-Circuit Debugger Mode bit ⁽²⁾ 1 = OFF In-Circuit Debugger disabled, ICS 0 = ON In-Circuit Debugger enabled, ICS LPBOR: Low-Power BOR Enable bit 1 = OFF Low-Power Brown-out Reset is d 0 = ON Low-Power Brown-out Reset is d 0 = ON Low-Power Brown-out Reset is d 0 = ON Low-Power Brown-out Reset is d 1 = LO Brown-out Reset Voltage Selection bit ⁽³⁾ 1 = LO Brown-out Reset voltage (VBOR), 0 = HI Brown-out Reset voltage (VBOR), STVREN: Stack Overflow/Underflow Reset Enall 1 = ON Stack Overflow/Underflow Reset Enall 1 = ON Stack Overflow or Underflow will 0 = OFF Stack Overflow or Underflow will PLLEN: PLL Enable bit 1 = ON 4xPLL enabled 0 = OFF 4xPLL disabled ZCD: ZCD Enable bit 1 = OFF ZCD disabled. ZCD can be enabled 0 = OFF ZCD always enabled Unimplemented: Read as '1' PPS1WAY: PPSLOCK Bit One-Way Set Enable 1 = ON The PPSLOCK bit can only be set is set, all future changes to PPS 0 = OFF The PPSLOCK bit can be set and WRT<1:0>: Flash Memory Self-Write Protection off 10 = BOOT 0000h to 01FFh write p 01 = HALF 0000h to 07FFh write p 01 =	0 = OFF High-voltage on MCLR must be used for program DEBUG : In-Circuit Debugger Mode bit ⁽²⁾ 1 = OFF In-Circuit Debugger enabled, ICSPCLK and ICSP 0 = ON In-Circuit Debugger enabled, ICSPCLK and ICSP LPBOR : Low-Power BOR Enable bit 1 = OFF Low-Power Brown-out Reset is disabled 0 = ON Low-Power Brown-out Reset is enabled BORV : Brown-out Reset Voltage Selection bit ⁽³⁾ 1 = LO Brown-out Reset voltage (VBOR), low trip point sel 0 = HI Brown-out Reset voltage (VBOR), high trip point sel 0 = HI Brown-out Reset voltage (VBOR), high trip point sel 0 = OFF Stack Overflow/Underflow Reset Enable bit 1 = ON Stack Overflow or Underflow will cause a Reset PLLEN : PLL Enable bit 1 = ON 4xPLL enabled 0 = OFF 4xPLL disabled ZCD : ZCD Enable bit 1 = OFF ZCD disabled. ZCD can be enabled by setting the 0 = ON ZCD always enabled Unimplemented: Read as '1' PPS1WAY : PPSLOCK Bit One-Way Set Enable bit 1 = ON The PPSLOCK bit can only be set once after an u is set, all future changes to PPS registers are previoned by the protection bits 4 kW Flash memory (PIC16(L)E1764/8) 11 = OFF Write protection off 10 = BOOT 0000h to 01FFh write protected, 0200h 01 = HALF 0000h to 07FFh write protected, 0200h 00 = ALL 0000h to 01FFh write protected, 0200h 01 = HALF 0000h to 01FFh write pro	0 = OFF High-voltage on MCLR must be used for programming DEBUG: In-Circuit Debugger Mode bit ⁽²⁾ 1 = OFF In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are general 0 = ON In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicate LPBOR: Low-Power BOR Enable bit 1 = OFF Low-Power BOR Enable bit 1 = OFF Low-Power Brown-out Reset is disabled 0 = ON Low-Power Brown-out Reset is enabled BORY: Brown-out Reset voltage (VBOR), low trip point selected 0 = HI Brown-out Reset voltage (VBOR), high trip point selected 0 = OFF Stack Overflow/Underflow Reset Enable bit 1 = ON Stack Overflow or Underflow will cause a Reset 0 = OFF Stack Overflow or Underflow will cause a Reset 0 = OFF Stack Overflow or Underflow will not cause a Reset 0 = OFF AxPLL enable bit 1 = ON 4xPLL disabled ZCD: ZCD Enable bit 1 = OFF ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of 2 0 = ON ZCD always enabled Unimplemented: Read as '1' PPS1WAY: PPSLOCK bit One-Way Set Enable bit 1 = ON The PPSLOCK bit can on	0 = OFF High-voltage on MCLR must be used for programming DEBUG: In-Circuit Debugger Mode bit ⁽²⁾ 1 = OFF In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are general purpose I/O pins 0 = ON In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicated to the debugge LPBOR: Low-Power BCR Enable bit 1 1 = OFF Low-Power Brown-out Reset is disabled 0 = ON Low-Power Brown-out Reset is disabled 0 = ON Low-Power Brown-out Reset is enabled BORV: Brown-out Reset Voltage Selection bit ⁽³⁾ 1 1 = LO Brown-out Reset voltage (VBOR), low trip point selected 0 = HI Brown-out Reset voltage (VBOR), ligh trip point selected 0 = HI Brown-out Reset voltage (VBOR), ligh trip point selected 1 = ON Stack Overflow or Underflow will cause a Reset 0 = OFF Stack Overflow or Underflow will not cause a Reset 1 = ON AxPLL enabled 2CD: ZCD Enable bit 1 1 = OF ZCD always enabled VIImplemented: Read as '1' PPS1WAY: PPSLOCK Bit Con only be set once after an unlocking sequence is executed; or is set, all future changes to PPS registers are prevented 0 = OFF WF Tash Memory Self-Write Protection bits 4.WW Flash memo

REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

and programmers. For normal device operation, this bit should be maintained as a '1'.

3: See VBOR parameter for specific trip point voltages.



3: CLKOUT not available in all oscillator modes.

4: For minimum width of INT pulse, refer to AC specifications in Section 36.0 "Electrical Specifications"".

5: INTF is enabled to be set any time during the Q4-Q1 cycles.

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to **Section 8.0** "**Power-Down Mode (Sleep)**" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:


- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FIGURE 10-4:

FLASH PROGRAM MEMORY ERASE FLOWCHART



U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0		
bit 7							bit C		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	Unimplemen	ted: Read as '	0'						

bit 5-0 **ANSB<5:0>**: Analog Select between Analog or Digital Function on pins RB<5:0> 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 11-13: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 **WPUB<7:0>**: Weak Pull-up Register bits^(1,2)

1 = Pull-up enabled

0 = Pull-up disabled

- Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.
 - 2: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 13-7: IOCCP: INTERRUPT-ON-CHANGE PORTC POSITIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCCP7 | IOCCP6 | IOCCP5 | IOCCP4 | IOCCP3 | IOCCP2 | IOCCP1 | IOCCP0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

0 **IOCCP<7:0>:** Interrupt-on-Change PORTC Positive Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-8: IOCCN: INTERRUPT-ON-CHANGE PORTC NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCCN7 | IOCCN6 | IOCCN5 | IOCCN4 | IOCCN3 | IOCCN2 | IOCCN1 | IOCCN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

IOCCN<7:0>: Interrupt-on-Change PORTC Negative Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCCFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 13-9: IOCCF: INTERRUPT-ON-CHANGE PORTC FLAG REGISTER

	R/W/HS-0/0							
ſ	IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
	bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0

IOCCF<7:0>: Interrupt-on-Change PORTC Flag bits

1 = An enabled change was detected on the associated pin.

Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling edge was detected on RCx.

0 = No change was detected, or the user cleared the detected change.

16.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 16-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 16-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 16-1: ACQUISITION TIME EXAMPLE^(1,2,3)

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V$ VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) \qquad ;combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$Tc = -CHOLD(RIC + RSS + RS) \ln(1/2047)$$

= $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$
= $1.37\mu s$

Therefore:

$$TACQ = 2\mu s + 892ns + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.62\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0			CHS	<5:0>			GO/DONE	ADON	232
ADCON1	ADFM		ADCS<2:0>		—	ADNREF	ADPRE	F<1:0>	234
ADCON2	—	_			TRIGSI	EL<5:0>			235
ADRESH	ADC Result	Register Hig	h						236, 237
ADRESL	ADC Result	Register Low	v						236, 237
ANSELA	—	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	177
ANSELB	—	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	182
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	_	187
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAF√	/R<1:0>	ADFV	R<1:0>	223
DAC1CON0	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	244
DAC2CON0	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	244
DAC5CON0	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	244
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	176
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB6	TRISB6	TRISB1	TRISB0	181
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	186


TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for the ADC module.

20.5.2 CORRECTION BY OFFSET CURRENT

When the waveform is varying relative to Vss then the zero cross is detected too early as the waveform falls and too late as the waveform rises. When the waveform is varying relative to VDD then the zero cross is detected too late as the waveform rises and too early as the waveform falls. The actual offset time can be determined for sinusoidal waveforms with the corresponding equations shown in Equation 20-4.

EQUATION 20-4: ZCD EVENT OFFSET



$$T_{offset} = \frac{\operatorname{asin}\left(\frac{\sqrt{DD-L}cpinv}{V_{peak}}\right)}{2\pi \bullet Freq}$$

This offset time can be compensated for by adding a pull-up or pull-down biasing resistor to the ZCD pin. A pull-up resistor is used when the external voltage source is varying relative to Vss. A pull-down resistor is used when the voltage is varying relative to VDD. The resistor adds a bias to the ZCD pin so that the target external voltage source must go to zero to pull the pin voltage to the ZCPINV switching voltage. The pull-up or pull-down value can be determined with the equations shown in Equation 20-5.

EQUATION 20-5: ZCD PULL-UP/DOWN

When External Signal is relative to Vss:				
$R_{pullup} = \frac{R_{series}(V_{pullup} - Z_{cpinv})}{Z_{cpinv}}$				
When External Signal is relative to VDD:				
$R_{pulldown} = \frac{R_{series}(Z_{cpinv})}{(VDD - Z_{cpinv})}$				

The pull-up and pull-down resistor values are significantly affected by small variations of ZCPINV. Measuring ZCPINV can be difficult, especially when the waveform is relative to VDD. However, by combining Equation 20-4 and Equation 20-5 the resistor value can be determined from the time difference between the ZCDOUT high and low periods. Note that the time difference, ΔT , is 4^*T_{offset} . The equation for determining the pull-up and pull-down resistor values from the high and low ZCDOUT periods is shown in Equation 20-6. The ZCDOUT signal can be directly observed on a pin by routing the ZCDOUT signal through one of the CLCs.

EQUATION 20-6:

$$R = R_{series} \left(\frac{V_{bias}}{V_{peak} \left(\sin \left(\pi Freq \frac{(\Delta T)}{2} \right) \right)} - 1 \right)$$

R is pull-up or pull-down resistor

 $V_{\text{bias}} \text{ is } V_{\text{pullup}}$ when R is pull-up or VDD when R is pull-down

 ΔT is the ZCDOUT high and low period difference

20.6 Handling Vpeak variations

If the peak amplitude of the external voltage is expected to vary then the series resistor must be selected to keep the ZCD current source and sink below the design maximum range of ± 600 µA for the maximum expected voltage and high enough to be detected accurately at the minimum peak voltage. A general rule of thumb is that the maximum peak voltage can be no more than six times the minimum peak voltage. To ensure that the maximum current does not exceed ± 600 µA and the minimum is at least \pm 100 μ A, compute the series resistance as shown in Equation 20-7. The compensating pull-up for this series resistance can be determined with Equation 20-5 because the pull-up value is independent from the peak voltage.

EQUATION 20-7: SERIES R FOR V RANGE

$$R_{series} = \frac{V_{maxpeak} + V_{minpeak}}{7 \times 10^{-4}}$$

R/W/HC-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
ON ⁽¹⁾ CKPS<2:0>				OUTP	S<3:0>			
bit 7							bit C	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all c			other Resets	
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is cle	eared by hardv	vare		
bit 7	ON: Timerx	On bit						
	1 = Timerx is on							
	0 = Timerx	is off: all counte	rs and state n	nachines are res	set			
bit 6-4	CKPS<2:0>	: Timer2-type Cl	ock Prescale	Select bits				
	111 = 1:128 Prescaler							
	110 = 1:64 Prescaler							
	101 = 1:32 Prescaler							
	100 = 1:16 Prescaler							
	011 = 1:8 Prescaler							
	010 = 1:4 Prescaler 001 = 1:2 Prescaler							
	001 = 1.2 P 000 = 1:1 P							
bit 3-0		>: Timerx Outpu	It Postscolor 9	Soloct hite				
DIL J-U								
	1111 = 1:16 Postscaler 1110 = 1:15 Postscaler							
	1110 = 1.15 Postscaler 1101 = 1.14 Postscaler							
	1100 = 1:13	Postscaler						
	1011 = 1:12	Postscaler						
	1010 = 1:11 Postscaler							
	1001 = 1:10 Postscaler							
	1000 = 1:9 Postscaler							
	0111 = 1:8 Postscaler							
	0110 = 1.7 Postscaler							
	0101 = 1.6 Postscaler							
	0100 = 1:5 Postscaler 0011 = 1:4 Postscaler							
	0011 = 1.4 T							
	0001 = 1:2 F							
	0001 = 1.2 Postscaler 0000 = 1.1 Postscaler							

REGISTER 23-2: TxCON: TIMERx CONTROL REGISTER

Note 1: In certain modes, the ON bit will be auto-cleared by hardware. See Section 23.6 "Operation Examples".

25.1 PWMx Pin Configuration

All PWM outputs are multiplexed with the PORT data latch. The user must configure the pins as outputs by clearing the associated TRIS bits.

25.1.1 FUNDAMENTAL OPERATION

The PWM module produces a 10-bit resolution output. Timer2 and T2PR set the period of the PWM. The PWMxDCL and PWMxDCH registers configure the duty cycle. The period is common to all PWM modules, whereas the duty cycle is independently controlled.

Note: The Timer2 postscaler is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

All PWM outputs associated with Timer2 are set when TMR2 is cleared. Each PWMx is cleared when TMR2 is equal to the value specified in the corresponding PWMxDCH (8 MSb) and PWMxDCL<7:6> (2 LSb) registers. When the value is greater than or equal to T2PR, the PWM output is never cleared (100% duty cycle).

Note: The PWMxDCH and PWMxDCL registers are double buffered. The buffers are updated when Timer2 matches T2PR. Care should be taken to update both registers before the timer match occurs.

25.1.2 PWM OUTPUT POLARITY

The output polarity is inverted by setting the PWMxPOL bit of the PWMxCON register.

25.1.3 PWM PERIOD

The PWM period is specified by the T2PR register of Timer2. The PWM period can be calculated using the formula of Equation 25-1.

EQUATION 25-1: PWM PERIOD

 $PWM Period = [T2PR + 1] \bullet 4 \bullet Tosc \bullet$

(TMR2 Prescale Value)

Note: Tosc = 1/Fosc

When TMR2 is equal to T2PR, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWM output is active. (Exception: When the PWM duty cycle = 0%, the PWM output will remain inactive.)
- The PWMxDCH and PWMxDCL register values are latched into the buffers.

Note:	The Timer2 postscaler has no effect on the
	PWM operation.

25.1.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDCH and PWMxDCL register pair. The PWMxDCH register contains the eight MSbs and the PWMxDCL<7:6>, the two LSbs. The PWMxDCH and PWMxDCL registers can be written to at any time.

Equation 25-2 is used to calculate the PWM pulse width.

Equation 25-3 is used to calculate the PWM duty cycle ratio.

EQUATION 25-2: PULSE WIDTH

 $Pulse Width = (PWMxDCH:PWMxDCL<7:6>) \bullet$

Tosc • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc

EQUATION 25-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(PWMxDCH:PWMxDCL<7:6>)}{4(T2PR+1)}$$

The 8-bit timer TMR2 register is concatenated with the two Least Significant bits of 1/Fosc, adjusted by the Timer2 prescaler to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

28.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) provides programmable logic that operates outside the speed limitations of software execution. The logic cell takes up to 32 input signals and, through the use of configurable gates, reduces the 32 inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:

- · I/O pins
- Internal clocks
- · Peripherals
- · Register bits

The output can be directed internally to peripherals and to an output pin.

Refer to Figure 28-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
 - AND
 - NAND
 - AND-OR
 - AND-OR-INVERT
 - OR-XOR
 - OR-XNOR
- Latches
 - S-R
 - Clocked D with Set and Reset
 - Transparent D with Set and Reset
 - Clocked J-K with Reset





FIGURE 28-1: CLCx SIMPLIFIED BLOCK DIAGRAM



SWAPF	Swap Nibbles in f	
Syntax:	[label] SWAPF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$	
Status Affected:	None	
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. I 'd' is '1', the result is placed in registe 'f'.	

XORLW	Exclusive OR literal with W		
Syntax:	[<i>label</i>] XORLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	(W) .XOR. $k \rightarrow (W)$		
Status Affected:	Z		
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.		

TRIS	Load TRIS Register with W
Syntax:	[label] TRIS f
Operands:	$5 \leq f \leq 7$
Operation:	(W) \rightarrow TRIS register 'f'
Status Affected:	None
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.

XORWF	Exclusive OR W with f			
Syntax:	[label] XORWF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation: (W) .XOR. (f) \rightarrow (destination)				
Status Affected:	Z			
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.			

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 µF, TA = 25°C.




FIGURE 37-67: Brown-Out Reset Hysteresis, High Trip Point (BORV = 0).






FIGURE 37-68: LPBOR Reset Voltage.





PWRT Period, FIGURE 37-70: PIC16F1777/8/9 Only.





FIGURE 37-71: PWRT Period, PIC16LF1773/6 Only.

(ms)

Lime



Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.




FIGURE 37-133: COG Dead-Band Delay, DBR/DBF = 32, Typical Measured Values.




FIGURE 37-134: COG Dead-Band Delay, DBR/DBF Delay per Step, Typical Measured Values.




FIGURE 37-135: COG Dead-Band Delay per Step, Typical Measured Values.




FIGURE 37-136: COG Dead-Band Delay per Step, Zoomed to First 10 Codes, Typical Measured Values.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ X /XX XXX T I I I Tape and Reel Temperature Package Patter Option Range	Examples:
Device:	PIC16F1777, PIC16LF1777, PIC16F1778, PIC16LF1778, PIC16F1779, PIC16F1779	b) PIC16F1779-E/SS Extended temperature SSOP package
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾	
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package: ⁽²⁾	$\begin{array}{llllllllllllllllllllllllllllllllllll$	 Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. 2: Small form-factor packaging options may be grighted.
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	be available. Please check www.microchip.com/packaging for small-form factor package availability, or contact your local Sales Office.