

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 28x10b; D/A 4x5b, 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1779t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-3: PIC16(L)F1777/9 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description		
RB7/C5IN1+/DAC1OUT2/	RB7	TTL/ST	CMOS	General purpose I/O.		
DAC2OUT2/DAC3OUT2/	C5IN1+	AN	_	Comparator 5 positive input.		
	DAC1OUT2		AN	DAC1 voltage output.		
DAC8OUT2/T6IN/CLCIN3/	DAC2OUT2		AN	DAC2 voltage output.		
ICSPDAT	DAC3OUT2	_	AN	DAC3 voltage output.		
	DAC4OUT2		AN	DAC4 voltage output.		
	DAC5OUT2		AN	DAC5 voltage output.		
	DAC6OUT2	_	AN	DAC6 voltage output.		
	DAC7OUT2	_	AN	DAC7 voltage output.		
	DAC8OUT2	_	AN	DAC8 voltage output.		
	T6IN ⁽¹⁾	TTL/ST	_	Timer6 gate input.		
	CLCIN3 ⁽¹⁾	TTL/ST	_	CLC input 3.		
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.		
RC0/DAC5OUT1/T1CKI/T3CKI/	RC0	TTL/ST	CMOS	General purpose I/O.		
T3G/SOSCO	DAC5OUT1		AN	DAC5 voltage output.		
	T1CKI ⁽¹⁾	AN		Comparator 4 negative input.		
	T3CKI ⁽¹⁾	TTL/ST	_	Timer3 clock input.		
	T3G ⁽¹⁾	TTL/ST	_	Timer3 gate input.		
	SOSCO		XTAL	Secondary oscillator output.		
RC1/DAC7OUT1/PRG2R/CCP2/	RC1	TTL/ST	CMOS	General purpose I/O.		
SOSCI	DAC7OUT1		AN	DAC7 voltage output.		
	PRG2R ⁽¹⁾	TTL/ST		Ramp generator set_rising input.		
	CCP2 ⁽¹⁾	TTL/ST	_	CCP2 capture input.		
	SOSCI	XTAL	_	Secondary oscillator input.		
RC2/AN14/C5IN2-/C6IN2-/	RC2	TTL/ST	CMOS	General purpose I/O.		
PRG2F/CCP1	AN14	AN	_	ADC Channel 14 input.		
	C5IN2-	AN	_	Comparator 5 negative input.		
	C6IN2-	AN	—	Comparator 6 negative input.		
RC3/AN15/C1IN4-/C2IN4-/	RC3	TTL/ST	CMOS	General purpose I/O.		
C3IN4-/C4IN4-/C5IN4-/C6IN4-/	AN15	AN	_	ADC Channel 15 input.		
SCL	C1IN4-	AN	—	Comparator 1 negative input.		
	C2IN4-	AN	_	Comparator 2 negative input.		
	C3IN4-	AN	_	Comparator 3 negative input.		
	C4IN4-	AN	—	Comparator 4 negative input.		
	C5IN4-	AN	_	Comparator 5 negative input.		
	C6IN4-	AN	_	Comparator 6 negative input.		
	C7IN4-	AN		Comparator 7 negative input.		
	C8IN4-	AN	_	Comparator 8 negative input.		
	T2IN ⁽¹⁾	TTL/ST		Timer2 gate input.		
	MD2CL ⁽¹⁾	TTL/ST		Data signal modulator 2 low carrier input.		
	SCL	l ² C	OD	I ² C clock.		
Legend: AN = Analog input or o TTL = TTL compatible i HP = High Power	nput CMOS= nput ST = XTAL =	= CMOS = Schmitt = Crystal	compatib Trigger i Ievels	le input or output OD = Open-Drain nput with CMOS levels I^2C = Schmitt Trigger input with I^2C		

Note 1: Default peripheral input. Alternate pins can be selected as the peripheral input with the PPS input selection registers.

2: All pin digital outputs default to PORT latch data. Alternate outputs can be selected as the peripheral digital output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

TABLE 3-18: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Ban	nk 17										
88Ch	—	Unimplemented								—	—
88Dh	COG4PHR ⁽³⁾	—		COG Rising Edge	Phase Delay Cou	nt Register				00 0000	00 0000
88Eh	COG4PHF ⁽³⁾	—		COG Falling Edge	e Phase Delay Cou	unt Register				00 0000	00 0000
88Fh	COG4BLKR ⁽³⁾	—		COG Rising Edge	Blanking Count R	egister				00 0000	00 0000
890h	COG4BLKF ⁽³⁾	—		COG Falling Edge	e Blanking Count F	Register				00 0000	00 0000
891h	COG4DBR ⁽³⁾	—		COG Rising Edge	e Dead-band Coun	t Register				00 0000	00 0000
892h	COG4DBF ⁽³⁾	—	_	COG Falling Edge	e Dead-band Coun	t Register				00 0000	00 0000
893h	COG4CON0 ⁽³⁾	EN	LD	—	CS<	1:0>		MD<2:0>		00-0 0000	00-0 0000
894h	COG4CON1 ⁽³⁾	RDBS	FDBS	—	—	POLD	POLC	POLB	POLA	00 0000	00 0000
895h	COG4RIS0(3)	RIS7	RIS6	RIS5	RIS4	RIS3	RIS2	RIS1	RIS0	0000 0000	0000 0000
896h	COG4RIS1 ⁽³⁾	RIS15	RIS14	RIS13	RIS12	RIS11	RIS10	RIS9	RIS8	0000 0000	0000 0000
897h	COG4RSIM0 ⁽³⁾	RSIM7	RSIM6	RSIM5	RSIM4	RSIM3	RSIM2	RSIM1	RSIM0	0000 0000	0000 0000
898h	COG4RSIM1 ⁽³⁾	RSIM15	RSIM14	RSIM13	RSIM12	RSIM11	RSIM10	RSIM9	RSIM8	0000 0000	0000 0000
899h	COG4FIS0 ⁽³⁾	FIS7	FIS6	FIS5	FIS4	FIS3	FIS2	FIS1	FIS0	0000 0000	0000 0000
89Ah	COG4FIS1 ⁽³⁾	FIS15	FIS14	FIS13	FIS12	FIS11	FIS10	FIS9	FIS8	0000 0000	0000 0000
89Bh	COG4FSIM0(3)	FSIM7	FSIM6	FSIM5	FSIM4	FSIM3	FSIM2	FSIM1	FSIM0	0000 0000	0000 0000
89Ch	COG4FSIM1 ⁽³⁾	FSIM15	FSIM14	FSIM13	FSIM12	FSIM11	FSIM10	FSIM9	FSIM8	0000 0000	0000 0000
89Dh	COG4ASD0 ⁽³⁾	ASE	ARSEN	ASDBD<1:0> ASDAC<1:0> — —					0001 01	0001 01	
89Eh	COG4ASD1 ⁽³⁾	AS7E	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	0000 0000	0000 0000
89Fh	COG4STR ⁽³⁾	SDATD	SDATC	SDATB	SDATA	STRD	STRC	STRB	STRA	0000 0000	0000 0000

Note 1: Unimplemented, read as '1'.

2: Unimplemented on PIC16LF1777/8/9.

3: Unimplemented on PIC16(L)F1778.

4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection is controlled independently. Internal access to the program memory is unaffected by any code protection setting.

4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See **Section 4.4** "Write **Protection**" for more information.

4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as boot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 10.4 "User ID, Device ID and Configuration Word Access"** for more information on accessing these memory locations. For more information on checksum calculation, see the *"PIC16(L)F170X Memory Programming Specification"* (DS41683).

5.2.1.4 4x PLL

The oscillator module contains a 4x PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4x PLL must fall within specifications. See the PLL Clock Timing Specifications in Table 36-9.

The 4x PLL may be enabled for use by one of two methods:

- 1. Program the PLLEN bit in Configuration Words to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Words is programmed to a '1', then the value of SPLLEN is ignored.

5.2.1.5 Secondary Oscillator

The secondary oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the SOSCO and SOSCI device pins.

The secondary oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3 "Clock Switching"** for more information.

FIGURE 5-5: QUARTZ CRYSTAL OPERATION (SECONDARY OSCILLATOR)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

REGISTER 10-4: PM	ADRH: PROGRAM MEMORY	ADDRESS HIGH BYTE REGISTE	R
-------------------	----------------------	---------------------------	---

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				PMADR<14:8	}>		
bit 7							bit 0
Legend:							
R = Readable b	pit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is uncha	inged	x = Bit is unkn	iown	-n/n = Value a	at POR and BC	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7 Unimplemented: Read as '1'

bit 6-0 PMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Unimplemented, read as '1'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page			
ADCON0	CHS<5:0> GO/DONE ADON											
ADCON1	ADFM		ADCS<2:0>		—	ADNREF	ADPRE	F<1:0>	234			
ADCON2	—	—			TRIGSI	EL<5:0>			235			
ADRESH	ADC Result	Register Hig	h						236, 237			
ADRESL	ADC Result	Register Lov	N						236, 237			
ANSELA	—	—	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	177			
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	182			
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	—	187			
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVI	R<1:0>	223			
DAC1CON0	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	244			
DAC2CON0	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	244			
DAC5CON0	EN	FM	OE1	OE2	PSS	<1:0>	NSS	<1:0>	244			
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	132			
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	133			
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	139			
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	176			
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB6	TRISB6	TRISB1	TRISB0	181			
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	186			

TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for the ADC module.



FIGURE 23-12: RISING EDGE-TRIGGERED MONOSTABLE MODE TIMING DIAGRAM (MODE = 10001)

PIC16(L)F1777/8/9

REGISTER 24-2: CCPRxL: CCPx LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
			CCP	R<7:0>					
bit 7							bit 0		
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
u = Bit is uncl	nanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Reset					
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-0	<u>MODE = Ca</u>	<u>pture Mode</u>							
	CCPRxL<7:	0>: LSB of capt	ured TMR1 v	alue					
	MODE = Co	<u>mpare Mode</u>							
	CCPRxL<7:	0>: LSB compa	red to TMR1	value					
MODE = PWM Mode && FMT = 0									
	CCPRxL<7:	0>: CCPW<7:0	> – Pulse wid	th Least Signific	ant eight bits				
	MODE = PWM Mode && FMT = 1								

CCPRxL<7:6>: CCPW<1:0> - Pulse width Least Significant two bits

CCPRxL<5:0>: Not used

REGISTER 24-3: CCPRxH: CCPx HIGH BYTE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | CCPR | <15:8> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0
MODE = Capture Mode
CCPRxH<7:0>: MSB of captured TMR1 value
MODE = Compare Mode
CCPRxH<7:0>: MSB compared to TMR1 value
MODE = PWM Mode && FMT = 0
CCPRxH<7:2>: Not used
CCPRxH<7:2>: Not used
CCPRxH<1:0>: CCPW<9:8> – Pulse width Most Significant two bits
MODE = PWM Mode && FMT = 1
CCPRxH<7:0>: CCPW<9:2> – Pulse width Most Significant eight bits

U-0 U-0 U-0 U-0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 _ CTS<3:0> ____ ____ ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Reset x = Bit is unknown '1' = Bit is set '0' = Bit is cleared bit 7-4 Unimplemented: Read as '0' bit 3-0 CTS<3:0>: Capture Trigger Input Selection bits 1101 = IOC event 1100 = LC4 output 1011 = LC3_output 1010 = LC2_output 1001 = LC1_output 1000 = C8_sync_out⁽¹⁾ 0111 = C7_sync_out⁽¹⁾ 0110 = C6_sync_out 0101 = C5_sync_out 0100 = C4_sync_out 0011 = C3_sync_out

REGISTER 24-4: CCPxCAP: CCPx CAPTURE INPUT SELECTION REGISTER

Note 1: PIC16LF1777/9 only.

0010 = C2_sync_out 0001 = C1 sync out

0000 = Pin selected with the CCPxPPS register

26.3 Offset Modes

The offset modes provide the means to adjust the waveform of a slave PWM module relative to the waveform of a master PWM module in the same device.

26.3.1 INDEPENDENT RUN MODE

In Independent Run mode (OFM = 00), the PWM module is unaffected by the other PWM modules in the device. The PWMxTMR associated with the PWM module in this mode starts counting as soon as the EN bit associated with this PWM module is set and continues counting until the EN bit is cleared. Period events reset the PWMxTMR to zero after which the timer continues to count.

A detailed timing diagram of this mode used with Standard PWM mode is shown in Figure 26-8.

26.3.2 SLAVE RUN MODE WITH SYNC START

In Slave Run mode with Sync Start (OFM = 01), the slave PWMxTMR waits for the master's OF_match event. When this event occurs, if the EN bit is set, the PWMxTMR begins counting and continues to count until software clears the EN bit. Slave period events reset the PWMxTMR to zero after which the timer continues to count.

A detailed timing diagram of this mode used with Standard PWM mode is shown in Figure 26-9.

26.3.3 ONE-SHOT SLAVE MODE WITH SYNC START

In One-Shot Slave mode with Synchronous Start (OFM = 10), the slave PWMxTMR waits until the master's OF_match event. The timer then begins counting, starting from the value that is already in the timer, and continues to count until the period match event. When the period event occurs the timer resets to zero and stops counting. The timer then waits until the next master OF_match event after which it begins counting again to repeat the cycle.

A detailed timing diagram of this mode used with Standard PWM mode is shown in Figure 26-10.

26.3.4 CONTINUOUS RUN SLAVE MODE WITH SYNC START AND TIMER RESET

In Continuous Run Slave mode with Synchronous Start and Timer Reset (OFM = 11) the slave PWMxTMR is inhibited from counting after the slave PWM enable is set. The first master OF_match event starts the slave PWMxTMR. Subsequent master OF_match events reset the slave PWMxTMR timer value back to 1 after which the slave PWMxTMR continues to count. The next master OF_match event resets the slave PWMxTMR back to 1 to repeat the cycle. Slave period events that occur before the master's OF_match event will reset the slave PWMxTMR to zero after which the timer will continue to count. Slaves operating in this mode must have a PWMxPH register pair value equal to or greater than 1, otherwise the phase match event will not occur precluding the start of the PWM output duty cycle.

The offset timing will persist if both the master and slave PWMxPR values are the same and the Slave Offset mode is changed to Independent Run mode while the PWM module is operating.

A detailed timing diagram of this mode used in Standard PWM mode is shown in Figure 26-11.

Note:	Unexpected results will occur if the slave
	PWM_clock is a higher frequency than the
	master PWM_clock.

26.3.5 OFFSET MATCH IN CENTER ALIGNED MODE

When a master is operating in Center-Aligned mode the offset match event depends on which direction the PWMxTMR is counting. Clearing the OFO bit of the PWMxOFCON register will cause the OF_match event to occur when the timer is counting up. Setting the OFO bit of the PWMxOFCON register will cause the OF_match event to occur when the timer is counting down. The OFO bit is ignored in Non-Center-Aligned modes.

The OFO bit is double buffered and requires setting the LDA bit to take effect when the PWM module is operating.

Detailed timing diagrams of Center-Aligned mode using offset match control in Independent Slave with Sync Start mode can be seen in Figure 26-12 and Figure 26-13.

TABLE 26-3: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IR	CF<3:0>		—	SCS	<1:0>	116
PWMEN	_	_	_	—	MPWM12EN ⁽¹⁾	MPWM11EN	MPWM6EN	MPWM5EN	355
PWMLD	_	_	_	_	MPWM12LD ⁽¹⁾	MPWM11LD	MPWM6LD	MPWM5LD	355
PWMOUT	-	_	_	_	MPWM12OUT ⁽¹⁾	MPWM11OUT	MPWM6OUT	MPWM5OUT	355
PWM5PHL				•	PH<7:0>	•	•	•	350
PWM5PHH					PH<15:8>				350
PWM5DCL					DC<7:0>				351
PWM5DCH					DC<15:8>				351
PWM5PRL					PR<7:0>				352
PWM5PRH					PR<15:8>				352
PWM5OFL					OF<7:0>				353
PWM5OFH					OF<15:8>				353
PWM5TMRL					TMR<7:0>				354
PWM5TMRH					TMR<15:8>				354
PWM5CON	EN	_	OUT	POL	MODE	<1:0>	—	—	345
PWM5INTE	_	_	_	_	OFIE	PHIE	DCIE	PRIE	346
PWM5INTF	_	_	_	_	OFIF	PHIF	DCIF	PRIF	346
PWM5CLKCON	_		PS<2:0>		—	—	CS<	:1:0>	347
PWM5LDCON	LDA	LDT	_	_	_	_	LDS	<1:0>	348
PWM50FC0N	_	OFM	<1:0>	OFO	_	_	OFS	<1:0>	349
PWM6PHL					PH<7:0>				350
PWM6PHH					PH<15:8>				350
PWM6DCL					DC<7:0>				351
PWM6DCH					DC<15:8>				351
PWM6PRL	-				PR<7:0>				352
PWM6PRH					PR<15:8>				352
PWM6OFL					OF<7:0>				353
PWM6OFH					OF<15:8>				353
PWM6TMRL					TMR<7:0>				354
PWM6TMRH	-				TMR<15:8>				354
PWM6CON	EN	_	OUT	POL	MODE	<1:0>	_		345
PWM6INTE	_	_	_	_	OFIE	PHIE	DCIE	PRIE	346
PWM6INTF		_		_	OFIF	PHIF	DCIF	PRIF	346
PWM6CLKCON	_		PS<2:0>			_	CS<	:1:0>	347
PWM6LDCON	LDA	LDT	_	_			LDS	<1:0>	348
PWM60FC0N	_	OFM	<1:0>	OFO			OFS	<1:0>	349
PWM11PHL					PH<7:0>				350
PWM11PHH					PH<15:8>				350
PWM11DCL	-				DC<7:0>				351
PWM11DCH	-				DC<15:8>				351
PWM11PRL	-				PR<7:0>				352
PWM11PRH					PR<15:8>				352
PWM110FL					OF<7:0>				353
PWM110FH					OF<15:8>				353
PWM11TMRL					TMR<7:0>				354
PWM11TMRH	TMR<15:8>							354	
PWM11CON	EN _ OUT POL MODE<1:0>							345	
PWM11INTE			_	_	OFIE	- PHIE	DCIE	PRIE	346
PWM11INTF	_		_	_	OFIF	PHIF	DCIF	PRIF	346
PWM11CI KCON	_		PS<2.0>		_		C.S<	:1:0>	347
		IDT		_	_	_		<1:0>	348
								0-10	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PWM. Note 1: PIC16(L)F1777/9 only.



DS40001819B-page 362

PIC16(L)F1777/8/9

28.6 Register Definitions: CLC Control

Long bit name prefixes for the CLC peripherals are shown in Table 28-3. Refer to **Section 1.1** "**Register and Bit naming conventions**" for more information **TABLE 28-3:**

Peripheral	Bit Name Prefix
CLC1	LC1
CLC2	LC2
CLC3	LC3
CLC4	LC4

REGISTER 28-1: CLCxCON: CONFIGURABLE LOGIC CELL CONTROL REGISTER

R/W-0/0	U-0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0 R/W-0/0		
EN	—	OUT	INTP	INTN				
bit 7	-						bit 0	

Legend:								
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cleared						
bit 7	EN: Configura	able Logic Cell Enable bit						
	1 = Configura 0 = Configura	able logic cell is enabled an able logic cell is disabled ar	d mixing input signals id has logic zero output					
bit 6	Unimplemen	ited: Read as '0'						
bit 5	OUT: Configu	irable Logic Cell Data Outpu	ut bit					
	Read-only: lo	gic cell output data, after Po	DL; sampled from lcx_out wire.					
bit 4	INTP: Config	urable Logic Cell Positive E	rable Logic Cell Positive Edge Going Interrupt Enable bit					
	1 = CLCxIF x $0 = CLCxIF x$	will be set when a rising edg will not be set	je occurs on lcx_out					
bit 3	INTN: Config	urable Logic Cell Negative I	Edge Going Interrupt Enable bit					
	1 = CLCxIF v $0 = CLCxIF v$	will be set when a falling ed will not be set	ge occurs on lcx_out					
bit 2-0	MODE<2:0>:	Configurable Logic Cell Fu	nctional Mode bits					
	111 = Cell is	1-input transparent latch w	ith S and R					
	110 = Cell is	J-K flip-flop with R						
101 = Cell is 2-input D flip-flop with R								
	011 = Cell is	S-R latch						
	010 = Cell is	4-input AND						
	001 = Cell is	OR-XOR						
	000 = Cell is	AND-OR						



FIGURE 30-2: SLOPE COMPENSATION (FALLING RAMP) TIMING DIAGRAM (MODE = 00)

PIC16(L)F1777/8/9

33.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH Mark state which represents a '1' data bit, and a VoL Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(baud rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 33-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

33.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 33-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXxREG register.

33.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXxSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXxSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCxSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

33.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXxREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXxREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXxREG until the Stop bit of the previous character has been transmitted. The pending character in the TXxREG is then transferred to the TSR in one TcY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXxREG.

33.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDxCON register. The default state of this bit is '0', which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See **Section 33.5.1.2 "Clock Polarity"**.

33.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXxREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXxREG. The TXIF flag bit is not cleared immediately upon writing TXxREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXxREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXxREG is empty, regardless of the state of the TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXxREG.

	SYNC = 0, BRGH = 1, BRG16 = 0												
BAUD	Fos	c = 8.00	0 MHz	Fosc = 4.000 MHz		Fosc = 3.6864 MHz			Fosc = 1.000 MHz				
RATE	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	
300	—	_	_	_	_			_	_	300	0.16	207	
1200		—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_	
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	—	
115.2k	—	_	—	—	_	_	115.2k	0.00	1	_	—	—	

TABLE 33-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Fosc = 32.000 MHz		0 MHz	Fosc = 20.000 MHz		Fosc = 18.432 MHz			Fosc = 11.0592 MHz					
RATE	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)		
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303		
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575		
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287		
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71		
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65		
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35		
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11		
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5		

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Fos	c = 8.00	0 MHz	Fosc = 4.000 MHz		Fosc = 3.6864 MHz			Fosc = 1.000 MHz				
RATE	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	Actual Rate	% Error	SPxBRG value (decimal)	
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207	
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	—	_	_	
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_	
115.2k	_	_	_	—	_	_	115.2k	0.00	1	—	_	_	

33.6 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

33.6.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCxSTA and TXxSTA Control registers must be configured for Synchronous Slave Reception (see Section 33.5.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCxREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

33.6.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- The RCxSTA and TXxSTA Control registers must be configured for synchronous slave transmission (see Section 33.5.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXxREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXxREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXxREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

34.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP™ refer to the "*PIC16(L)F177X Memory Programming Specification*" (DS40001792).

34.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

34.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC[®] Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.

If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 6.5 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

34.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 34-1.





Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 34-2.

For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 34-3 for more information.

MOVIW	Move INDFn to W					
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]					
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31					
Operation:	$\begin{split} &\text{INDFn} \rightarrow \text{W} \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$					
Status Affected:	Z					

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

Syntax:	[<i>label</i>]MOVLB k
Operands:	$0 \le k \le 31$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[<i>label</i>]MOVLP k
Operands:	$0 \leq k \leq 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A
MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF OPTION_REG
	Before Instruction OPTION_REG = 0xFF W = 0x4F

After Instruction OPTION_REG = 0x4F W = 0x4F

FIGURE 36-15: EUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



TABLE 36-23: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard	d Operating C					
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
US120	ТскН2ртV	SYNC XMIT (Master and Slave)	—	80	ns	$3.0V \leq V\text{DD} \leq 5.5V$
		Clock high to data-out valid	—	100	ns	$1.8V \leq V\text{DD} \leq 5.5V$
US121	TCKRF	Clock out rise time and fall time	—	45	ns	$3.0V \leq V\text{DD} \leq 5.5V$
		(Master mode)	—	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$
US122	TDTRF	Data-out rise time and fall time	—	45	ns	$3.0V \leq V\text{DD} \leq 5.5V$
			_	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$

FIGURE 36-16: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 36-24: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Standar	Standard Operating Conditions (unless otherwise stated)										
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions					
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-setup before CK \downarrow (DT hold time)	10		ns						
US126	TCKL2DTL	Data-hold after CK \downarrow (DT hold time)	15	_	ns						