



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	51
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103rgt6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2. Clock tree

1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz

- 2. For the USB function to be available, both HSE and PLL must be enabled, with the USBCLK at 48 MHz.
- 3. To have an ADC conversion time of 1 µs, APB2 must be at 14 MHz, 28 MHz or 56 MHz.



The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose, basic and advanced-control timers TIMx, DAC, I<sup>2</sup>S, SDIO and ADC.

# 2.3.17 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are forty-two 16-bit registers used to store 84 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset, and they are not reset when the device wakes up from the Standby mode.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

#### 2.3.18 Timers and watchdogs

The XL-density STM32F103xF/G performance line devices include up to two advancedcontrol timers, up to ten general-purpose timers, two basic timers, two watchdog timers and a SysTick timer.

*Table 4* compares the features of the advanced-control, general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM1, TIM8	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
TIM2, TIM3, TIM4, TIM5	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM9, TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No
TIM10, TIM11 TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 4. STM32F103xF and STM32F103xG timer feature comparison



	FSMC					
Pins	CF	CF/IDE	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100 <sup>(1)</sup>
PE2	-	-	A23	A23	-	Yes
PE3	-	-	A19	A19	-	Yes
PE4	-	-	A20	A20	-	Yes
PE5	-	-	A21	A21	-	Yes
PE6	-	-	A22	A22	-	Yes
PF0	A0	A0	A0	-	-	-
PF1	A1	A1	A1	-	-	-
PF2	A2	A2	A2	-	-	-
PF3	A3	-	A3	-	-	-
PF4	A4	-	A4	-	-	-
PF5	A5	-	A5	-	-	-
PF6	NIORD	NIORD		-	-	-
PF7	NREG	NREG		-	-	-
PF8	NIOWR	NIOWR		-	-	-
PF9	CD	CD		-	-	-
PF10	INTR	INTR		-	-	-
PF11	NIOS16	NIOS16		-	-	-
PF12	A6	-	A6	-	-	-
PF13	A7	-	A7	-	-	-
PF14	A8	-	A8	-	-	-
PF15	A9	-	A9	-	-	-
PG0	A10	-	A10	-	-	-
PG1	-	-	A11	-	-	-
PE7	D4	D4	D4	DA4	D4	Yes
PE8	D5	D5	D5	DA5	D5	Yes
PE9	D6	D6	D6	DA6	D6	Yes
PE10	D7	D7	D7	DA7	D7	Yes
PE11	D8	D8	D8	DA8	D8	Yes
PE12	D9	D9	D9	DA9	D9	Yes
PE13	D10	D10	D10	DA10	D10	Yes
PE14	D11	D11	D11	DA11	D11	Yes
PE15	D12	D12	D12	DA12	D12	Yes
PD8	D13	D13	D13	DA13	D13	Yes

## Table 6. FSMC pin definition



# 5 Electrical characteristics

# 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ .

# 5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A max$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

# 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25$  °C,  $V_{DD} = 3.3$  V (for the 2 V £  $V_{DD}$  £ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).

# 5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 8*.

# 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 9*.







# 5.1.6 Power supply scheme



Figure 10. Power supply scheme

Caution: In Figure 10, the 4.7 µF capacitor must be connected to V<sub>DD3</sub>.



# 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 7: Voltage characteristics*, *Table 8: Current characteristics*, and *Table 9: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit
$V_{DD} - V_{SS}$	External main supply voltage (including $V_{DDA}$ and $V_{DD})^{(1)}$	-0.3	4.0	
V(2)	V <sub>III</sub> <sup>(2)</sup> Input voltage on five volt tolerant pin		V <sub>DD</sub> + 4.0	V
V <sub>IN</sub> (-)	Input voltage on any other pin	V <sub>SS</sub> - 0.3	4.0	
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins	-	50	m\/
$ V_{SSX} - V_{SS} $	Variations between all the different ground pins	-	50	IIIV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 5.3.12: Absolute maximum ratings (electrical sensitivity)		

 All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum must always be respected. Refer to *Table 8: Current characteristics* for the maximum allowed injected current values.

Symbol	Ratings	Max.	Unit
I <sub>VDD</sub>	Total current into $V_{DD}/V_{DDA}$ power lines (source) <sup>(1)</sup>	150	
I <sub>VSS</sub>	SS Total current out of V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>		
1	Output current sunk by any I/O and control pin	25	
IO	Output current source by any I/Os and control pin	- 25	mA
ı (2)	Injected current on five volt tolerant pins <sup>(3)</sup>	-5/+0	
INJ(PIN)	Injected current on any other pin <sup>(4)</sup>	± 5	
ΣΙ <sub>INJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	± 25	

#### **Table 8. Current characteristics**

1. All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.

2. Negative injection disturbs the analog performance of the device. See note 3 below Table 65 on page 110.

 Positive injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 7: Voltage characteristics* for the maximum allowed input voltage values.

 A positive injection is induced by V<sub>IN</sub>>V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 7: Voltage characteristics* for the maximum allowed input voltage values.

5. When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).



# 5.3.4 Embedded reference voltage

The parameters given in *Table 13* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Internal reference voltage	–40 °C < T <sub>A</sub> < +105 °C	1.16	1.20	1.26	V
✓ REFINT	Internal reference voltage	–40 °C < T <sub>A</sub> < +85 °C	1.16	1.20	1.24	V
T <sub>S_vrefint</sub> <sup>(1)</sup>	ADC sampling time when reading the internal reference voltage	-	-	5.1	17.1 <sup>(2)</sup>	μs
V <sub>RERINT</sub> <sup>(2)</sup>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3 V ±10 mV	-	-	10	mV
T <sub>Coeff</sub> <sup>(2)</sup>	Temperature coefficient	-	-	-	100	ppm/°C

Table 13. Embedded internal reference voltage

1. Shortest sampling time can be determined in the application by multiple iterations.

2. Guaranteed by design, not tested in production.

# 5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 11: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

#### Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f<sub>HCLK</sub> frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled f<sub>PCLK1</sub> = f<sub>HCLK</sub>/2, f<sub>PCLK2</sub> = f<sub>HCLK</sub>

The parameters given in *Table 14*, *Table 15* and *Table 16* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.





Figure 16. Typical current consumption in Stop mode with regulator in low-power mode versus temperature at different V<sub>DD</sub> values

Figure 17. Typical current consumption in Standby mode versus temperature at different  $\rm V_{\rm DD}$  values



DocID16554 Rev 4



Peripheral		Current consumption
	APB1-Bridge	8,61
	TIM2	37,22
	TIM3	36,39
	TIM4	35,56
	TIM5	33,61
	TIM6	7,78
	TIM7	7,78
	TIM12	19,17
	TIM13	12,22
	TIM14	13,33
	SPI2/I2S2 <sup>(3)</sup>	8,33
	SPI3/I2S3 <sup>(3)</sup>	8,33
APB1 (up to 36 MHz)	USART2	12,22
	USART3	12,22
	UART4	12,22
	UART5	12,22
	I2C1	10,28
	I2C2	10,28
	USB	18,89
	CAN1	18,89
	DAC <sup>(4)</sup>	9,17
	WWDG	3,06
	PWR	2,50
	BKP	2,78
	IWDG	4,44



#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 24*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	C	Min	Тур	Max	Unit		
R <sub>F</sub>	Feedback resistor		-	5	-	MΩ		
C <sup>(2)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> )	R <sub>S</sub> = 30 kΩ			-	15	pF	
l <sub>2</sub>	LSE driving current	V <sub>DD</sub> =	-	-	1.4	μA		
9 <sub>m</sub>	Oscillator transconductance	-		5	-	-	µA/V	
	Startup time	V <sub>DD</sub> is	T <sub>A</sub> = 50 °C	-	1.5	-		
			T <sub>A</sub> = 25 °C	-	2.5	-		
			T <sub>A</sub> = 10 °C	-	4	-		
<b>↓</b> (3)			T <sub>A</sub> = 0 °C	-	6	-		
<sup>I</sup> SU(LSE) <sup>(*)</sup>		stabilized	T <sub>A</sub> = -10 °C	-	10	-	5	
			T <sub>A</sub> = -20 °C	-	17	-	$\neg$	
		T <sub>A</sub> = -30 °C		-	32	-		
			T <sub>A</sub> = -40 °C	-	60	-		

Fable 24. LSE oscillato	r characteristics	(f <sub>LSE</sub> = 32.768 kHz) <sup>(1</sup>	1)(2)
-------------------------	-------------------	---	-------

1. Guaranteed by characterization results, not tested in production.

 Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

 t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) until a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer, PCB layout and humidity.

**Caution:** To avoid exceeding the maximum value of  $C_{L1}$  and  $C_{L2}$  (15 pF) it is strongly recommended to use a resonator with a load capacitance  $C_L \le 7$  pF. Never use a resonator with a load capacitance of 12.5 pF. **Example:** if you choose a resonator with a load capacitance of  $C_L = 6$  pF, and  $C_{stray} = 2$  pF, then  $C_{L1} = C_{L2} = 8$  pF.



Note: For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 21).  $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . Load capacitance  $C_L$  has the following formula:  $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

# 5.3.8 PLL characteristics

The parameters given in *Table 28* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 10*.

Symbol	Dovomotor		Unit			
Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit	
f	PLL input clock <sup>(2)</sup>	1	8.0	25	MHz	
<sup>I</sup> PLL_IN	PLL input clock duty cycle	40	-	60	%	
f <sub>PLL_OUT</sub>	PLL multiplier output clock	16	-	72	MHz	
t <sub>LOCK</sub>	PLL lock time	-	-	200	μs	
Jitter	Cycle-to-cycle jitter	_	_	300	ps	

|--|

1. Guaranteed by characterization results, not tested in production.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by  $f_{PLL_OUT}$ .

# 5.3.9 Memory characteristics

#### **Flash memory**

The characteristics are given at  $T_A$  = -40 to 105 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	16-bit programming time	T <sub>A</sub> = -40 to +105 °C	40	52.5	70	μs
t <sub>ERASE</sub>	Page (2 KB) erase time	T <sub>A</sub> = -40 to +105 °C	20	-	40	ms
t <sub>ME</sub>	Mass erase time	T <sub>A</sub> = -40 to +105 °C	20	-	40	ms
I <sub>DD</sub>		Read mode f <sub>HCLK</sub> = 72 MHz with 2 wait states, V <sub>DD</sub> = 3.3 V	-	-	28	mA
	Supply current	Write mode f <sub>HCLK</sub> = 72 MHz, V <sub>DD</sub> = 3.3 V	-	-	7	mA
		Erase mode f <sub>HCLK</sub> = 72 MHz, V <sub>DD</sub> = 3.3 V	-	-	7 5	mA
		Power-down mode / Halt, V <sub>DD</sub> = 3.0 to 3.6 V	-	-	50	μA
V <sub>prog</sub>	Programming voltage	-	2	-	3.6	V

#### Table 29. Flash memory characteristics

1. Guaranteed by design, not tested in production.



Symbol	Parameter	Min	Мах	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	3t <sub>HCLK</sub> + 0.5	3t <sub>HCLK</sub> + 1.5	ns
t <sub>v(NWE_NE)</sub>	FSMC_NEx low to FSMC_NWE low	t <sub>HCLK</sub> + 0.5	t <sub>HCLK</sub> + 1.5	ns
t <sub>w(NWE)</sub>	FSMC_NWE low time	t <sub>HCLK</sub> – 0.5	t <sub>HCLK</sub> + 1	ns
t <sub>h(NE_NWE)</sub>	FSMC_NWE high to FSMC_NE high hold time	t <sub>HCLK</sub> – 0.5	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	0	ns
t <sub>h(A_NWE)</sub>	Address hold time after FSMC_NWE high	t <sub>HCLK</sub>	-	ns
$t_{v(BL_NE)}$	FSMC_NEx low to FSMC_BL valid	-	1.5	ns
t <sub>h(BL_NWE)</sub>	FSMC_BL hold time after FSMC_NWE high	t <sub>HCLK</sub> – 1.5	-	ns
t <sub>v(Data_NE)</sub>	FSMC_NEx low to Data valid	-	t <sub>HCLK</sub>	ns
t <sub>h(Data_NWE)</sub>	Data hold time after FSMC_NWE high	t <sub>HCLK</sub>	-	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	_	0	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	-	t <sub>HCLK</sub> + 1.5	ns

Table 32. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings<sup>(1)</sup>

1. C<sub>L</sub> = 15 pF.

Table 33. Asynchronous	multiplexed read	timings
------------------------	------------------	---------

Symbol	Parameter	Min	Мах	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	7t <sub>HCLK</sub> + 0.5	7t <sub>HCLK</sub> + 2	
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	3t <sub>HCLK</sub> + 0.5	3t <sub>HCLK</sub> + 1.5	
t <sub>w(NOE)</sub>	FSMC_NOE low time	4t <sub>HCLK</sub> – 1	4t <sub>HCLK</sub> + 1	
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	0.5	-	
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	0	
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low 0		1	
t <sub>w(NADV)</sub>	FSMC_NADV low time t <sub>HCLK</sub> + 0.5		t <sub>HCLK</sub> + 2	
t <sub>h(AD_NADV)</sub>	ADV) FSMC_AD (address) valid hold time after FSMC NADV high		-	ns
t <sub>h(A_NOE)</sub>	E) Address hold time after FSMC_NOE high t <sub>HCLK</sub> -		-	
t <sub>h(BL_NOE)</sub>	FSMC_BL time after FSMC_NOE high 0.5		-	
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid -		0	
t <sub>su(Data_NE)</sub>	ata_NE) Data to FSMC_NEx high setup time 4t <sub>HCLK</sub>		-	
t <sub>su(Data_NOE)</sub>	su(Data_NOE) Data to FSMC_NOE high setup time		-	
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0	-	
t <sub>h(Data_NOE)</sub>	Data hold time after FSMC_NOE high	0	-	



Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	27.6	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x = 02)	-	0.5	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x = 02)	1	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	1	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	0.5	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	1.5	-	ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low	-	14	ns
t <sub>d(CLKL-NOEH)</sub>	FSMC_CLK low to FSMC_NOE high	1	-	ns
t <sub>d(CLKL-ADV)</sub>	FSMC_CLK low to FSMC_AD[15:0] valid	-	11	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	0.5	-	ns
t <sub>su(ADV-CLKH)</sub>	FSMC_A/D[15:0] valid data before FSMC_CLK high	2	-	ns
t <sub>h(CLKH-ADV)</sub>	FSMC_A/D[15:0] valid data after FSMC_CLK high	0	-	ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	8	-	ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	2	-	ns

Table 36. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)</sup>

1. C<sub>L</sub> = 15 pF.









Table 38. Synchronous non-multiplexed NOR/PSRAW read timings <sup>1</sup>
---

Symbol	ol Parameter Min		Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	27.6	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x = 02)	-	1.5	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x = 02)	2	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	0.5	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	1	-	ns
t <sub>d(CLKL-AV)</sub> FSMC_CLK low to FSMC_Ax valid (x = 025)		-	0	ns
d(CLKL-AIV) FSMC_CLK low to FSMC_Ax invalid (x = 025)		2	-	ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low	-	t <sub>HCLK</sub> + 1	ns
t <sub>d(CLKL-NOEH)</sub>	CLKL-NOEH) FSMC_CLK low to FSMC_NOE high 1.5		-	ns
su(DV-CLKH) FSMC_D[15:0] valid data before FSMC_CLK high		3.5	-	ns
t <sub>h(CLKH-DV)</sub>	h(CLKH-DV) FSMC_D[15:0] valid data after FSMC_CLK high		-	ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_SMCLK high	7	-	ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	2	-	ns



5			•	
Symbol	Parameter	Min	Мах	Unit
tw <sub>(NIOWR)</sub>	FSMC_NIOWR low width	8 THCLK	-	ns
tv <sub>(NIOWR-D)</sub>	FSMC_NIOWR low to FSMC_D[15:0] valid	-	5 THCLK - 4	ns
th <sub>(NIOWR-D)</sub> FSMC_NIOWR high to FSMC_D[15:0] invalid		11THCLK- 7	-	ns
td <sub>(NCE4_1-NIOWR)</sub>	FSMC_NCE4_1 low to FSMC_NIOWR valid	-	5THCLK + 1	ns
th <sub>(NCEx-NIOWR)</sub>	FSMC_NCEx high to FSMC_NIOWR invalid	5THCLK - 2.5	-	ns
td <sub>(NIORD-NCEx)</sub>	FSMC_NCEx low to FSMC_NIORD valid	-	5THCLK - 0.5	ns
th <sub>(NCEx-NIORD)</sub>	FSMC_NCEx high to FSMC_NIORD) valid	5 THCLK - 0.5	-	ns
tw <sub>(NIORD)</sub>	FSMC_NIORD low width	8THCLK	-	ns
tsu <sub>(D-NIORD)</sub>	FSMC_D[15:0] valid before FSMC_NIORD high	28	-	ns
td <sub>(NIORD-D)</sub>	FSMC_D[15:0] valid after FSMC_NIORD high	3	-	ns

Table 41. Switching characteristics for PC Card/CF read and write cycles in I/O space

## NAND controller waveforms and timings

*Figure 36* through *Figure 39* represent synchronous waveforms and *Table 43* provides the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC\_SetupTime = 0x00;
- COM.FSMC\_WaitSetupTime = 0x02;
- COM.FSMC\_HoldSetupTime = 0x01;
- COM.FSMC\_HiZSetupTime = 0x00;
- ATT.FSMC\_SetupTime = 0x00;
- ATT.FSMC\_WaitSetupTime = 0x02;
- ATT.FSMC\_HoldSetupTime = 0x01;
- ATT.FSMC\_HiZSetupTime = 0x00;
- Bank = FSMC\_Bank\_NAND;
- MemoryDataWidth = FSMC\_MemoryDataWidth\_16b;
- ECC = FSMC\_ECC\_Enable;
- ECCPageSize = FSMC\_ECCPageSize\_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0;



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Baramatar	Conditions	Monitored Max vs. [f <sub>HSE</sub>		hse/fhclk]	Unit
Symbol	Farameter	Conditions	frequency band	8/48 MHz	8/72 MHz	Unit
S <sub>EMI</sub>		V 22V T 25°C	0.1 to 30 MHz	8	12	
	Dook lovel	$V_{DD} = 3.3 \text{ V}, T_A = 25 \text{ C},$ LQFP144 package	30 to 130 MHz	31	21	dBµV
	Feaklevel	compliant with IEC 61967-2	130 MHz to 1GHz	28	33	
			SAE EMI Level	4	4	-

# 5.3.12 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 46.	ESD	absolute	maximum	ratings
-----------	-----	----------	---------	---------

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to JESD22-A114	2	2000	
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	$T_A = +25 \text{ °C}$ , conforming to JESD22-C101	111	500	V

1. Guaranteed by characterization results, not tested in production.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.



# 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



# Table 68. LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm,0.8 mm pitch, package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>			
	Min	Тур	Max	Тур	Min	Max	
eee	-	-	0.150	-	-	0.0059	
fff	-	-	0.080	-	-	0.0031	

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. STATSChipPAC package dimensions.

## Device marking for LFBGA144 package

The following figure gives an example of topside marking orientation versus ball A1 identifier location.



Figure 61. LFBGA144 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



### Device marking for LQFP100 package

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



# 7 Part numbering

#### Table 73. STM32F103xF and STM32F103xG ordering information scheme

Example:	STM32 F 103 R F T 6 xxx
Device family	
STM32 = ARM-based 32-bit microcontroller	
Product type	
F = general-purpose	
Device subfamily	
103 = performance line	
Pin count	
R = 64 pins	
V = 100 pins	
Z = 144 pins	
Flash memory size	
F = 768 Kbytes of Flash memory	
G = 1 Mbyte of Flash memory	
Package	
H = BGA	
T = LQFP	
Temperature range	
$6 = $ Industrial temperature range $-40$ to $85 ^{\circ}$ C	

xxx = programmed parts TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

