STMicroelectronics - STM32F103VFT6TR Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	80
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103vft6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 41.	Standard I/O input characteristics - TTL port9	2
Figure 42.	5 V tolerant I/O input characteristics - CMOS port9	2
Figure 43.	5 V tolerant I/O input characteristics - TTL port9	3
Figure 44.	I/O AC characteristics definition	6
Figure 45.	Recommended NRST pin protection9	7
Figure 46.	I ² C bus AC waveforms and measurement circuit	9
Figure 47.	SPI timing diagram - slave mode and CPHA = 0 10	1
Figure 48.	SPI timing diagram - slave mode and CPHA = $1^{(1)}$	1
Figure 49.	SPI timing diagram - master mode ⁽¹⁾ 10	2
Figure 50.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾ 10-	4
Figure 51.	I ² S master timing diagram (Philips protocol) ⁽¹⁾ 10	4
Figure 52.	SDIO high-speed mode	5
Figure 53.	SD default mode	5
Figure 54.	USB timings: definition of data signal rise and fall time	7
Figure 55.	ADC accuracy characteristics	0
Figure 56.	Typical connection diagram using the ADC	1
Figure 57.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	1
Figure 58.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	2
Figure 59.	12-bit buffered /non-buffered DAC	5
Figure 60.	LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm,	
	0.8 mm pitch, package outline	7
Figure 61.	LFBGA144 marking example (package top view)11	8
Figure 62.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package outline	9
Figure 63.	LQFP144 - 144-pin,20 x 20 mm low-profile quad flat package	
	recommended footprint	1
Figure 64.	LQFP144 marking example (package top view)12	2
Figure 65.	LFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline	3
Figure 66.	LQFP100 recommended footprint	4
Figure 67.	LQFP100 marking example (package top view)12	5
Figure 68.	LFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	6
Figure 69.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	7
Figure 70.	LQFP64 marking example (package top view)12	8
Figure 71.	LQFP100 P _D max vs. T _A	1





Figure 1. STM32F103xF and STM32F103xG performance line block diagram

T_A = -40 °C to +85 °C (suffix 6, see *Table 73*) or -40 °C to +105 °C (suffix 7, see *Table 73*), junction temperature up to 105 °C or 125 °C, respectively.

2. AF = alternate function on I/O port pin.9





Figure 4. STM32F103xF/G performance line LQFP144 pinout

1. The above figure shows the package top view.



	Pir	ns						Alternate functions ⁽⁴⁾	
LFBGA144	LQFP64	LQFP100	LQFP144	Pin name	Type ⁽¹⁾	I / O level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
H3	10	17	28	PC2	I/O		PC2	ADC123_IN12	-
H4	11	18	29	PC3	I/O		PC3	ADC123_IN13	-
J1	12	19	30	V _{SSA}	S		V _{SSA}	-	-
K1	-	20	31	V _{REF-}	S		V _{REF-}	-	-
L1	-	21	32	V _{REF+}	S		V _{REF+}	-	-
M1	13	22	33	V _{DDA}	S		V _{DDA}	-	-
J2	14	23	34	PA0-WKUP	I/O		PA0	WKUP/USART2_CTS ⁽⁸⁾ / ADC123_IN0 / TIM2_CH1_ETR / TIM5_CH1 / TIM8_ETR	-
K2	15	24	35	PA1	I/O		PA1	USART2_RTS ⁽⁷⁾ / ADC123_IN1 / TIM5_CH2 / TIM2_CH2 ⁽⁷⁾	-
L2	16	25	36	PA2	I/O		PA2	USART2_TX ⁽⁷⁾ / TIM5_CH3 / ADC123_IN2 / TIM9_CH1 / TIM2_CH3 ⁽⁷⁾	-
M2	17	26	37	PA3	I/O		PA3	USART2_RX ⁽⁷⁾ / TIM5_CH4 / ADC123_IN3 / TIM2_CH4 ⁽⁷⁾ / TIM9_CH2	-
G4	18	27	38	V _{SS_4}	S		V _{SS_4}	-	-
F4	19	28	39	V _{DD_4}	S		V_{DD_4}	-	-
J3	20	29	40	PA4	I/O		PA4	SPI1_NSS ⁽⁷⁾ / USART2_CK ⁽⁷⁾ / DAC_OUT1 / ADC12_IN4	-
K3	21	30	41	PA5	I/O		PA5	SPI1_SCK ⁽⁷⁾ / DAC_OUT2 / ADC12_IN5	-
L3	22	31	42	PA6	I/O		PA6	SPI1_MISO ⁽⁷⁾ / TIM8_BKIN / ADC12_IN6 / TIM3_CH1 ⁽⁷⁾ / TIM13_CH1	TIM1_BKIN
М3	23	32	43	PA7	I/O		PA7	SPI1_MOSI ⁽⁷⁾ / TIM8_CH1N / ADC12_IN7 / TIM3_CH2 ⁽⁷⁾ / TIM14_CH1	TIM1_CH1N
J4	24	33	44	PC4	I/O		PC4	ADC12_IN14	_
K4	25	34	45	PC5	I/O		PC5	ADC12_IN15	
L4	26	35	46	PB0	I/O		PB0	ADC12_IN8 / TIM3_CH3 / TIM8_CH2N	TIM1_CH2N

Table 5. STM32F103xF and STM32F103xG pin definitions (continued)



	Pir	าร						Alternate functions ⁽⁴⁾	
LFBGA144	LQFP64	LQFP100	LQFP144	Pin name	Type ⁽¹⁾	I / O level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
M4	27	36	47	PB1	I/O		PB1	ADC12_IN9 / TIM3_CH4 ⁽⁷⁾ / TIM8_CH3N	TIM1_CH3N
J5	28	37	48	PB2	I/O	FT	PB2/BOOT1	-	-
M5	-	-	49	PF11	I/O	FT	PF11	FSMC_NIOS16	-
L5	-	-	50	PF12	I/O	FT	PF12	FSMC_A6	-
H5	-	-	51	V _{SS_6}	S		V _{SS_6}	-	-
G5	-	-	52	V _{DD_6}	S		V _{DD_6}	-	-
K5	-	-	53	PF13	I/O	FT	PF13	FSMC_A7	-
M6	-	-	54	PF14	I/O	FT	PF14	FSMC_A8	-
L6	-	-	55	PF15	I/O	FT	PF15	FSMC_A9	-
K6	-	-	56	PG0	I/O	FT	PG0	FSMC_A10	-
J6	-	-	57	PG1	I/O	FT	PG1	FSMC_A11	-
M7	-	38	58	PE7	I/O	FT	PE7	FSMC_D4	TIM1_ETR
L7	-	39	59	PE8	I/O	FT	PE8	FSMC_D5	TIM1_CH1N
K7	-	40	60	PE9	I/O	FT	PE9	FSMC_D6	TIM1_CH1
H6	-	-	61	V _{SS_7}	S		V _{SS_7}	-	-
G6	-	-	62	V _{DD_7}	S		V _{DD_7}	-	-
J7	-	41	63	PE10	I/O	FT	PE10	FSMC_D7	TIM1_CH2N
H8	I	42	64	PE11	I/O	FT	PE11	FSMC_D8	TIM1_CH2
J8	1	43	65	PE12	I/O	FT	PE12	FSMC_D9	TIM1_CH3N
K8	1	44	66	PE13	I/O	FT	PE13	FSMC_D10	TIM1_CH3
L8	-	45	67	PE14	I/O	FT	PE14	FSMC_D11	TIM1_CH4
M8	-	46	68	PE15	I/O	FT	PE15	FSMC_D12	TIM1_BKIN
M9	29	47	69	PB10	I/O	FT	PB10	I2C2_SCL / USART3_TX ⁽⁷⁾	TIM2_CH3
M10	30	48	70	PB11	I/O	FT	PB11	I2C2_SDA / USART3_RX ⁽⁷⁾	TIM2_CH4
H7	31	49	71	V _{SS_1}	S		V _{SS_1}	-	-
G7	32	50	72	V _{DD_1}	S		V _{DD_1}	-	-
M11	33	51	73	PB12	I/O	FT	PB12	SPI2_NSS / I2S2_WS / I2C2_SMBA / USART3_CK ⁽⁷⁾ / TIM1_BKIN ⁽⁷⁾	-

Table 5. STM32F103xF and STM32F103xG pin definitions (continued)



DocID16554 Rev 4

4 Memory mapping

The memory map is shown in *Figure 7*.







DocID16554 Rev 4

Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHZ and 2 wait states above).
- Ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.
- Prefetch is ON (Reminder: this bit must be set before clock setting and bus prescaling)

When the peripherals are enabled $f_{PCLK1} = f_{HCLK}/4$, $f_{PCLK2} = f_{HCLK}/2$, $f_{ADCCLK} = f_{PCLK2}/4$

				Ту	Тур(1)			
Symbol	Parameter	Conditions	f _{HCLK}	All peripherals enabled ⁽²⁾	All peripherals disabled	Unit		
			72 MHz	52.5	33.5			
			48 MHz	36.6	23.8			
			36 MHz	28.5	18.7			
			24 MHz	24.1	12.8			
			16 MHz	14	9.2			
		External clock ⁽³⁾	8 MHz	7.7	5.4	mA		
			4 MHz	4.6	3.4			
			2 MHz	3	2.3			
					1 MHz	2.2	1.8	
			500 kHz	1.7	1.5			
	Supply		125 kHz	1.4	1.3			
טטי	Run mode		64 MHz	45.5	28.6			
			48 MHz	35.1	22.4			
			36 MHz	27.5	17.5			
		Running on high	24 MHz	18.9	11.6			
		speed internal RC	16 MHz	12.2	8.2			
		prescaler used to	8 MHz	7.2	4.8	mA		
		reduce the	4 MHz	4	2.7			
		frequency	2 MHz	2.3	1.7			
			1 MHz	1.5	1.2			
			500 kHz	1.1	0.9			
			125 kHz	0.75	0.7			

Table 18. Typical current consumption in Run mode, code with data processing
running from Flash

1. Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

3. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.





Figure 20. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.



Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 24*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	C	Conditions	Min	Тур	Max	Unit
R _F	Feedback resistor	-		-	5	-	MΩ
C ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S)	F	-	-	15	pF	
l ₂	LSE driving current	V _{DD} =	-	-	1.4	μA	
9 _m	Oscillator transconductance	-		5	-	-	µA/V
			T _A = 50 °C	-	1.5	-	
			T _A = 25 °C	-	2.5	-	- S
			T _A = 10 °C	-	4	-	
↓ (3)		V _{nn} is	T _A = 0 °C	-	6	-	
^I SU(LSE)`´		stabilized	T _A = -10 °C	-	10	-	
			T _A = -20 °C	-	17	-	
			T _A = -30 °C	-	32	-	
			T _A = -40 °C	-	60	-	

Fable 24. LSE oscillato	r characteristics	(f _{LSE} = 32.768 kHz) ⁽¹	1)(2)
-------------------------	-------------------	---	-------

1. Guaranteed by characterization results, not tested in production.

 Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

 t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) until a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer, PCB layout and humidity.

Caution: To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF. **Example:** if you choose a resonator with a load capacitance of $C_L = 6$ pF, and $C_{stray} = 2$ pF, then $C_{L1} = C_{L2} = 8$ pF.



Note: For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 21). C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.



Figure 21. Typical application with a 32.768 kHz crystal

5.3.7 Internal clock source characteristics

The parameters given in Table 25 are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

High-speed internal (HSI) RC oscillator

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-		8		MHz
DuCy _(HSI)	Duty cycle	-	-		-	55	%
		User-trimmed register ⁽²⁾	with the RCC_CR	-	-	1 ⁽³⁾	%
	Accuracy of the HSI oscillator	Factory- calibrated ⁽⁴⁾	$T_A = -40$ to 105 °C	-2	-	2.5	%
ACC _{HSI}			T _A = −10 to 85 °C	-1.5	-	2.2	%
			T _A = 0 to 70 °C	-1.3	-	2	%
			T _A = 25 °C	-1.1	-	1.8	%
t _{su(HSI)} ⁽⁴⁾	HSI oscillator startup time	-		1	-	2	μs
I _{DD(HSI)} ⁽⁴⁾	HSI oscillator power consumption	-		-	80	100	μA

Table 25. HSI oscillator characteristics⁽¹⁾

1. V_{DD} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

Refer to application note AN2868 "STM32F10xxx internal RC oscillator (HSI) calibration" available from 2. the ST website www.st.com.

3. Guaranteed by design, not tested in production.

4. Guaranteed by characterization results, not tested in production.



Symbol	Parameter	Min	Мах	Unit
t _{w(NE)}	FSMC_NE low time	5t _{HCLK} + 0.5	5t _{HCLK} + 2	ns
$t_{v(NOE_NE)}$	FSMC_NEx low to FSMC_NOE low	0.5	1.5	ns
t _{w(NOE)}	FSMC_NOE low time	5t _{HCLK} – 1	5t _{HCLK} + 1	ns
t _{h(NE_NOE)}	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t _{v(A_NE)}	FSMC_NEx low to FSMC_A valid	-	3	ns
t _{h(A_NOE)}	Address hold time after FSMC_NOE high 0 -		-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0	ns
t _{h(BL_NOE)}	FSMC_BL hold time after FSMC_NOE high	0.5	-	ns
t _{su(Data_NE)}	Data to FSMC_NEx high setup time	2t _{HCLK} - 1	-	ns
t _{su(Data_NOE)}	Data to FSMC_NOEx high setup time	2t _{HCLK} - 1	-	ns
t _{h(Data_NOE)}	Data hold time after FSMC_NOE high	0	-	ns
t _{h(Data_NE)}	Data hold time after FSMC_NEx high 0		-	ns
t _{v(NADV_NE)}	FSMC_NEx low to FSMC_NADV low	-	0	ns
t _{w(NADV)}	FSMC_NADV low time	-	t _{HCLK} + 2	ns

Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

1. C_L = 15 pF.





1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

DocID16554 Rev 4



Symbol	Parameter	Min	Мах	Unit
t _{h(A_NWE)}	Address hold time after FSMC_NWE high	4t _{HCLK} – 2	-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0.5	ns
t _{h(BL_NWE)}	FSMC_BL hold time after FSMC_NWE high	t _{HCLK} – 1.5	-	ns
t _{v(Data_NADV)}	FSMC_NADV high to Data valid	-	t _{HCLK} + 6	ns
t _{h(Data_NWE)}	Data hold time after FSMC_NWE high	t _{HCLK} – 0.5	_	ns

 Table 35. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾

1. C_L = 15 pF.

Synchronous waveforms and timings

Figure 26 through *Figure 29* represent synchronous waveforms and *Table 37* through *Table 39* provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC_BurstAccessMode_Enable;
- MemoryType = FSMC_MemoryType_CRAM;
- WriteBurst = FSMC_WriteBurst_Enable;
- CLKDivision = 1; (0 is not supported, see the STM32F10xxx reference manual)
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM





Figure 31. PC Card/CompactFlash controller waveforms for common memory write access



Symbol	Symbol Parameter		Мах	Unit
t _{w(NWE)}	FSMC_NWE low width	3t _{HCLK}	3t _{HCLK}	ns
t _{v(NWE-D)}	FSMC_NWE low to FSMC_D[15:0] valid	-	0	ns
t _{h(NWE-D)}	FSMC_NWE high to FSMC_D[15:0] invalid	2t _{HCLK} + 2	-	ns
t _{d(ALE-NWE)}	FSMC_ALE valid before FSMC_NWE low	-	3t _{HCLK} + 1.5	ns
t _{h(NWE-ALE)}	FSMC_NWE high to FSMC_ALE invalid	3t _{HCLK} + 8	-	ns
t _{d(ALE-NOE)}	FSMC_ALE valid before FSMC_NOE low	-	2t _{HCLK}	ns
t _{h(NOE-ALE)}	FSMC_NWE high to FSMC_ALE invalid	2t _{HCLK}	-	ns

Table 43.	Switching	characteristics	for NAND	Flash write	cycles ⁽¹⁾

1. C_L = 15 pF.



Symbol	Parameter	Conditions	Min	Max	Unit	
CMD, D inputs (referenced to CK)						
t _{ISU}	Input setup time	$C_L \le 30 \text{ pF}$	2	-	ns	
t _{IH}	Input hold time	$C_L \le 30 \text{ pF}$	0	-		
CMD, D outputs (referenced to CK) in MMC and SD HS mode						
t _{OV}	Output valid time	$C_L \le 30 \text{ pF}$	-	6	ne	
t _{OH}	Output hold time	$C_L \le 30 \text{ pF}$	0	-	115	
CMD, D outputs (referenced to CK) in SD default mode ⁽¹⁾						
t _{OVD}	Output valid default time	$C_{L} \leq 30 \text{ pF}$	-	7	ne	
t _{OHD}	Output hold default time	$C_L \le 30 \text{ pF}$	0.5	-	115	

Table 58. SD / MMC characteristics

1. Refer to SDIO_CLKCR, the SDI clock control register to control the CK output.

USB characteristics

The USB interface is USB-IF certified (Full Speed).

Table 59. USB startup time

Symbol	Parameter	Мах	Unit	
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs	

1. Guaranteed by design, not tested in production.





5.3.18 CAN (controller area network) interface

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

5.3.19 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 62* are preliminary values derived from tests performed under ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 10*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{DDA}	Power supply	-	2.4	-	3.6	V
V _{REF+}	Positive reference voltage	-	2.4	-	V _{DDA}	V
I _{VREF}	Current on the V _{REF} input pin	-	-	160	220 ⁽¹⁾	μA
f _{ADC}	ADC clock frequency	-	0.6	-	14	MHz
f _S ⁽²⁾	Sampling rate	-	0.05	-	1	MHz
f _{TRIG} ⁽²⁾	External trigger frequency	f _{ADC} = 14 MHz	-	-	823	kHz
		-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range ⁽³⁾	-	0 (V _{SSA} or V _{REF-} tied to ground)	-	V _{REF+}	V
R _{AIN} ⁽²⁾	External input impedance	See <i>Equation 1</i> and <i>Table 63</i> for details	-	-	50	кΩ
R _{ADC} ⁽²⁾	Sampling switch resistance	-	-	-	1	кΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF
t _{CAL} ⁽²⁾	Calibration time	f _{ADC} = 14 MHz	5.9		μs	
		-	83			1/f _{ADC}
t _{lat} (2)	Injection trigger conversion latency	f _{ADC} = 14 MHz	-	-	0.214	μs
		-	-	-	3 ⁽⁴⁾	1/f _{ADC}
t _{latr} (2)	Regular trigger conversion latency	f _{ADC} = 14 MHz	-	-	0.143	μs
		-	-	-	2 ⁽⁴⁾	1/f _{ADC}
t _S ⁽²⁾	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs
		-	1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time	-	0	0	1	μs
t _{CONV} ⁽²⁾	Total conversion time	f _{ADC} = 14 MHz	1		18	μs
	(including sampling time)	-	14 to 252 (t _S for sampling +12.5 for successive approximation)		1/f _{ADC}	

1. Guaranteed by characterization results, not tested in production.





Figure 56. Typical connection diagram using the ADC

Refer to Table 62 for the values of RAIN, RADC and CADC. 1.

 $C_{\text{parasitic}}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{\text{parasitic}}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced. 2.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 57 or Figure 58, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.





1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.



6.5 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 10: General operating conditions on page 44*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

 $\mathsf{P}_{\mathsf{I}\!/\!\mathsf{O}}$ max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit	
Θ _{JA}	Thermal resistance junction-ambient LFBGA144 - 10 × 10 mm / 0.8 mm pitch	40	°CAN	
	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm / 0.5 mm pitch	30		
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	46		
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45		

Table 72. Package thermal characteristics

6.5.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org



Date	Revision	Changes
		Asynchronous waveforms and timings: added notes about t _{HCLK} clock period and FSMC_BusTurnAroundDuration; updated conditions, modified Table 31: Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings, Table 32: Asynchronous non- multiplexed SRAM/PSRAM/NOR write timings, Table 34: Asynchronous multiplexed PSRAM/NOR read timings, and Table 35: Asynchronous multiplexed PSRAM/NOR write timings; added Table 33: Asynchronous multiplexed read timings.
		Synchronous waveforms and timings: updated Figure 27: Synchronous multiplexed PSRAM write timings; updated Table 36: Synchronous multiplexed NOR/PSRAM read timings, Table 37: Synchronous multiplexed PSRAM write timings, Table 38: Synchronous non- multiplexed NOR/PSRAM read timings, and Table 39: Synchronous non-multiplexed PSRAM write timings.
18-Jan-2012	3	PC Card/CompactFlash controller waveforms and timings: updated Figure 35: PC Card/CompactFlash controller waveforms for I/O space write access; split switching characteristics into Table 40: Switching characteristics for PC Card/CF read and write cycles in attribute/common space and Table 41: Switching characteristics for PC Card/CF read and write cycles in I/O space, modified values, and removed footnote concerning preliminary values.
		NAND controller waveforms and timings: updated conditions, split switching characteristics into Table 42: Switching characteristics for NAND Flash read cycles and Table 43: Switching characteristics for NAND Flash write cycles, and values modified.
		Section 5.3.14: I/O port characteristics: updated footnote1 of Table 49: I/O static characteristics; updated Output driving current.
		<i>Table 50: Output voltage characteristics</i> : swapped "TTL and "CMOS" ports in the conditions column.
		Table 54: I ² C characteristics: updated footnote 2.
		Updated Table 58: SD / MMC characteristics.
		Table 62: ADC characteristics: updated footnote 1.
		Table 64: ADC accuracy - limited test conditions: updated footnote 3.
		Table 67: TS characteristics: updated footnote 1.

Table 74. Document revision history

