



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	112
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K × 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 21x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LFBGA
Supplier Device Package	144-LFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103zfh6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of tables

Table 2. STM32F103xF and STM32F103xG features and peripheral counts 11 Table 3. STM32F103xF and STM32F103xG timer feature comparison 19 Table 4. STM32F103xF and STM32F103xG pin definitions 29 Table 6. FSMC pin definition 36 Table 7. Vollage characteristics 43 Table 8. Current characteristics 43 Table 10. General operating conditions 44 Table 10. General operating conditions at power-up / power-down 45 Table 13. Embedded reset and power control block characteristics. 45 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Run mode, code running from Flash or RAM. 49 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM. 53 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 54 Table 20. Peripheral current consumpt
Table 3. STM32F103xF and STM32F103xG timer feature comparison. 19 Table 5. STM32F103xF and STM32F103xG timer feature comparison. 19 Table 6. FSMC pin definition. 36 Table 7. Voltage characteristics. 43 Table 8. Current characteristics. 43 Table 9. Thermal characteristics. 43 Table 10. General operating conditions at power-up / power-down 45 Table 11. Depreting conditions at power-up / power-down 45 Table 12. Embedded reset and power control block characteristics. 45 Table 13. Embedded reset and power control block characteristics. 46 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash. 47 Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical current consumption in Sleep mode, code running from Flash or RAM. 49 Table 20. Peripheral current consumption in Sleep mode, code running from Flash or RAM. 53 Table 21. High-speed external user clock char
Table 4. STM32F103xF and STM32F103xG timer feature comparison. 19 Table 5. SSMC pin definition 29 Table 6. FSMC pin definition 36 Table 7. Voltage characteristics 43 Table 9. Thermal characteristics 43 Table 10. General operating conditions 44 Table 11. Operating conditions at power-up / power-down 45 Table 12. Embedded reset and power control block characteristics 45 Table 13. Embedded internal reference voltage. 46 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM 54 Table 20. Peripheral current consumption in Sleep mode, code running from Flash or RAM 54 Table 21. High-speed external user clock characteristics. 58
Table 5. STM32F103XF and STM32F103xG pin definitions. 29 Table 6. FSMC pin definition 36 Table 7. Voltage characteristics 43 Table 8. Current characteristics 43 Table 9. Thermal characteristics 44 Table 10. General operating conditions at power-up / power-down 45 Table 11. Operating conditions at power-up / power-down 45 Table 12. Embedded reset and power control block characteristics. 45 Table 13. Embedded internal reference voltage. 46 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Sleep mode, code running from Flash or RAM. 54 Table 20. Peripheral current consumption 54 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE
Table 6. FSMC pin definition 36 Table 7. Voltage characteristics 43 Table 9. Thermal characteristics 43 Table 10. General operating conditions 44 Table 11. Operating conditions at power-up / power-down 45 Table 12. Embedded reset and power control block characteristics. 45 Table 13. Embedded internal reference voltage. 46 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical aurrent consumption in Run mode, code with data processing running from Flash 53 Table 18. Typical current consumption in Run mode, code with data processing running from Flash 53 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM. 49 Table 19. Typical current consumption in Sleep mode, code with data processing running from Flash 53 Table 20. Peripheral current consumption 54 Table 21. High-speed external user clock characteristics. 58 Table 22. Heripheral current consumpt
Table 7. Voltage characteristics 43 Table 8. Current characteristics 43 Table 10. General operating conditions 44 Table 11. Operating conditions at power-up / power-down 44 Table 12. Embedded reset and power control block characteristics 45 Table 13. Embedded reset and power control block characteristics 45 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical current consumption in Run mode, code with data processing running from Flash. 53 Table 18. Typical current consumption in Sleep mode, code running from Flash or RAM. 54 Table 20. Peripheral current consumption . 55 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MLz oscillator characteristics. 58 Table 24. LSS oscillator character
Table 8. Current characteristics 43 Table 9. Thermal characteristics 44 Table 10. General operating conditions 44 Table 11. Embedded reset and power control block characteristics. 45 Table 12. Embedded reset and power control block characteristics. 45 Table 13. Embedded reset and power control block characteristics. 46 Table 14. Maximum current consumption in Run mode, code with data processing 47 Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical current consumption in Sleep mode, code running from Flash or RAM. 49 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM. 53 Table 19. Typical current consumption 54 Table 20. Peripheral current consumption 55 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics 58 Table 24. LSE oscillator characteristics 53
Table 9. Thermal characteristics. 44 Table 10. General operating conditions 44 Table 11. Operating conditions at power-up / power-down 45 Table 12. Embedded internal reference voltage. 46 Table 13. Embedded internal reference voltage. 46 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Sleep mode, code running from Flash or RAM. 49 Table 20. Peripheral current consumption 54 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MHz oscillator characteristics. 62 Table 24. LSE oscillator characteristics. 63 Table 25. HSI oscillator characteristics. 63 T
Table 10. General operating conditions 44 Table 11. Operating conditions at power-up / power-down 45 Table 12. Embedded reset and power control block characteristics. 45 Table 13. Embedded internal reference voltage. 46 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 15. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Sleep mode, code with data processing running from Flash. 53 Table 20. Peripheral current consumption in Sleep mode, code running from Flash or RAM. 54 Table 21. High-speed external user clock characteristics. 58 Table 22. Peripheral current consumption in Sleep Mode, code running from Flash or RAM. 54 Table 23. HSE 4-16 MHz oscillator characteristics. 58 Table 24. Low-speed external user clock characteristics. 58 Table 25. HSI oscillator characteristics. 63 <
Table 11. Operating conditions at power-up / power-down 45 Table 12. Embedded reset and power control block characteristics. 45 Table 13. Embedded internal reference voltage. 46 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 16. Maximum current consumption in Run mode, code with data processing running from RAM. 47 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Sleep mode, code running from Flash or RAM. 54 Table 20. Peripheral current consumption in Sleep mode, code running from Flash or RAM. 54 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MHz oscillator characteristics. 58 Table 24. LSE oscillator characteristics (fLSE = 32.768 kHz). 62 Table 25. HSI oscillator characteristics. 63 Table 26. LSI oscillator characteristics. 63 Tab
Table 12. Embedded reset and power control block characteristics. 45 Table 13. Embedded internal reference voltage 46 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 15. Maximum current consumption in Run mode, code with data processing running from RAM. 47 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Run mode, code with data processing running from Flash 53 Table 20. Peripheral current consumption 54 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MHz oscillator characteristics. 58 Table 24. LSE oscillator characteristics. 60 Table 25. HSI oscillator characteristics. 63 Table 26. LSI oscillator characteristics. 63 Table 27. Low-power mode wakeup timings 64 Table 28. Flash memory characteristics. 65
Table 13. Embedded internal reference voltage. 46 Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 15. Maximum current consumption in Run mode, code with data processing running from RAM. 47 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical current consumption in Run mode, code with data processing running from Flash 53 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM 54 Table 20. Peripheral current consumption 54 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MHz oscillator characteristics. 60 Table 24. LSE oscillator characteristics. 60 Table 25. HSI doscillator characteristics. 63 Table 28. PLL characteristics 63 Table 29. Flash memory characteristics 64 Table 28. PLL characteristics 65 Table 29. Flash memory characteristics 65 Table 29.<
Table 14. Maximum current consumption in Run mode, code with data processing running from Flash 47 Table 15. Maximum current consumption in Run mode, code with data processing running from RAM. 47 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Run mode, code with data processing running from Flash 53 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM. 54 Table 20. Peripheral current consumption 54 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MHz oscillator characteristics. 60 Table 24. LSE oscillator characteristics. 63 Table 25. HSI oscillator characteristics. 64 Table 28. LSI oscillator characteristics. 64 Table 29. Flash memory endurance and data retention. 66 Table 28. PLL characteristics. 65 Table 29. Flash memory endurance and data re
running from Flash
Table 15. Maximum current consumption in Run mode, code with data processing running from RAM. 47 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Run mode, code with data processing running from Flash 53 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM 54 Table 20. Peripheral current consumption 55 Table 21. High-speed external user clock characteristics 58 Table 22. Low-speed external user clock characteristics 58 Table 23. HSE 4-16 MHz oscillator characteristics 60 Table 24. LSE oscillator characteristics (fLSE = 32.768 kHz) 62 Table 25. HSI oscillator characteristics . 63 Table 26. LSI oscillator characteristics . 64 Table 27. Low-power mode wakeup timings . 64 Table 28. PLL characteristics . 65 Table 30. Flash memory endurance and data retention . 66 Table 31. Asynchronous non-multiplexed SRAMI/PSRAMI/NOR read timings .
running from RAM. 47 Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Run mode, code with data processing running from Flash 53 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM 54 Table 20. Peripheral current consumption 55 Table 21. High-speed external user clock characteristics 58 Table 22. Low-speed external user clock characteristics 58 Table 23. HSE 4-16 MHz oscillator characteristics 60 Table 24. LSE oscillator characteristics 61 Table 25. HSI oscillator characteristics 66 Table 26. LSI oscillator characteristics 66 Table 27. Low-power mode wakeup timings 64 Table 28. PLL characteristics 65 Table 29. Flash memory characteristics 55 Table 30. Flash memory endurance and data retention 66 Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings 70 Table 34. Asynchronous multiplexed PSRAM/NOR read timings 71 Table 35. Asynchronous multiplexed PSRAM/NOR write timings 71 Table 35. Asynchronous multiplexed PSRAM/NOR read timings 71 Table 36. Synchronous mon-multiplexed PSRAM write timings 77 Table 39. Synchronous non-multiplexed PSRAM write timings 78 Table 39. Synchronous non-multiplexed PSRAM write timings 78 Table 30. Synchronous non-multiplexed PSRAM write timings 78 Table 40. Synchronous non-multiplexed PSRAM write timings 78 Table 40. Synchronous non-multiplexed PSRA
Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM. 49 Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Run mode, code with data processing running from Flash 53 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM 54 Table 20. Peripheral current consumption 55 Table 21. High-speed external user clock characteristics 58 Table 22. Low-speed external user clock characteristics 60 Table 23. HSE 4-16 MHz oscillator characteristics 60 Table 24. LSE oscillator characteristics 60 Table 25. HSI oscillator characteristics 60 Table 26. LSI oscillator characteristics 63 Table 27. Low-power mode wakeup timings 64 Table 28. PLL characteristics 65 Table 29. Flash memory endurance and data retention 66 Table 29. Flash memory endurance and data retention 66 Table 30. Flash memory endurance and data retention 69 Table 32. Asynchronous non-multip
Table 17. Typical and maximum current consumptions in Stop and Standby modes 50 Table 18. Typical current consumption in Run mode, code with data processing running from Flash 53 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM 54 Table 20. Peripheral current consumption 55 Table 21. High-speed external user clock characteristics 58 Table 22. Low-speed external user clock characteristics 58 Table 23. HSE 4-16 MHz oscillator characteristics 60 Table 24. LSE oscillator characteristics (f _{LSE} = 32.768 kHz) 62 Table 25. HSI oscillator characteristics 63 Table 26. LSI oscillator characteristics 63 Table 27. Low-power mode wakeup timings 64 Table 28. PLL characteristics 65 Table 29. Flash memory characteristics 65 Table 20. Flash memory endurance and data retention 66 Table 30. Flash memory endurance and data retention 66 Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings 69 Table 33. Asynchronous multiplexed PSRAM/
Table 18. Typical current consumption in Run mode, code with data processing running from Flash 53 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM 54 Table 20. Peripheral current consumption 55 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MHz oscillator characteristics. 60 Table 24. LSE oscillator characteristics (fLSE = 32.768 kHz) 62 Table 25. HSI oscillator characteristics 63 Table 26. LSI oscillator characteristics 64 Table 27. Low-power mode wakeup timings 64 Table 28. PLL characteristics 65 Table 29. Flash memory characteristics 65 Table 20. Flash memory endurance and data retention 66 Table 30. Flash memory endurance and data retention 66 Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings 69 Table 33. Asynchronous multiplexed PSRAM/NOR read timings 70 Table 34. Asynchronous multiplexed PSRAM/NOR write timings<
running from Flash 53 Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM 54 Table 20. Peripheral current consumption 55 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MHz oscillator characteristics. 60 Table 24. LSE oscillator characteristics. 60 Table 25. HSI oscillator characteristics. 61 Table 26. LSI oscillator characteristics. 63 Table 27. Low-power mode wakeup timings 64 Table 28. PLL characteristics 65 Table 29. Flash memory characteristics. 65 Table 30. Flash memory endurance and data retention 66 Table 30. Flash memory endurance and data retention 66 Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings 69 Table 32. Asynchronous multiplexed PSRAM/NOR write timings 70 Table 33. Asynchronous multiplexed PSRAM/NOR read timings 71 Table 34. Asynchronous multiplexed PSRAM/N
Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM 54 Table 20. Peripheral current consumption 55 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MHz oscillator characteristics. 58 Table 24. LSE oscillator characteristics (fLSE = 32.768 kHz) 62 Table 25. HSI oscillator characteristics. 63 Table 26. LSI oscillator characteristics 64 Table 27. Low-power mode wakeup timings 64 Table 28. PLL characteristics 65 Table 29. Flash memory characteristics 65 Table 29. Flash memory endurance and data retention 66 Table 30. Flash memory endurance and data retention 66 Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings 69 Table 32. Asynchronous multiplexed PSRAM/NOR write timings 70 Table 35. Asynchronous multiplexed PSRAM/NOR write timings 74 Table 36. Synchronous multiplexed PSRAM write timings 77
RÅM 54 Table 20. Peripheral current consumption 55 Table 21. High-speed external user clock characteristics. 58 Table 22. Low-speed external user clock characteristics. 58 Table 23. HSE 4-16 MHz oscillator characteristics. 60 Table 24. LSE oscillator characteristics (f _{LSE} = 32.768 kHz) 62 Table 25. HSI oscillator characteristics 63 Table 26. LSI oscillator characteristics 64 Table 27. Low-power mode wakeup timings 64 Table 28. PLL characteristics 65 Table 29. Flash memory characteristics 65 Table 29. Flash memory endurance and data retention 66 Table 30. Flash memory endurance and data retention 66 Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings 69 Table 32. Asynchronous multiplexed PSRAM/NOR write timings 70 Table 33. Asynchronous multiplexed PSRAM/NOR write timings 74 Table 34. Asynchronous multiplexed NOR/PSRAM read timings 74 Table 35. Synchronous multiplexed PSRAM write timings
Table 20.Peripheral current consumption55Table 21.High-speed external user clock characteristics58Table 22.Low-speed external user clock characteristics58Table 23.HSE 4-16 MHz oscillator characteristics60Table 24.LSE oscillator characteristics60Table 25.HSI oscillator characteristics63Table 26.LSI oscillator characteristics63Table 27.Low-power mode wakeup timings64Table 28.PLL characteristics65Table 29.Flash memory characteristics65Table 29.Flash memory endurance and data retention65Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 32.Asynchronous multiplexed PSRAM/NOR write timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed PSRAM read timings74Table 37.Synchronous non-multiplexed PSRAM write timings77Table 38.Synchronous non-multiplexed PSRAM write timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39. <td< td=""></td<>
Table 21.High-speed external user clock characteristics.58Table 22.Low-speed external user clock characteristics58Table 23.HSE 4-16 MHz oscillator characteristics.60Table 24.LSE oscillator characteristics (f _{LSE} = 32.768 kHz)62Table 25.HSI oscillator characteristics63Table 26.LSI oscillator characteristics64Table 27.Low-power mode wakeup timings64Table 28.PLL characteristics65Table 29.Flash memory characteristics65Table 29.Flash memory endurance and data retention66Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 32.Asynchronous non-multiplexed PSRAM/NOR write timings69Table 33.Asynchronous multiplexed PSRAM/NOR write timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings74Table 37.Synchronous multiplexed PSRAM write timings74Table 38.Synchronous multiplexed PSRAM write timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 30.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings
Table 22.Low-speed external user clock characteristics58Table 23.HSE 4-16 MHz oscillator characteristics60Table 24.LSE oscillator characteristics (f _{LSE} = 32.768 kHz)62Table 25.HSI oscillator characteristics63Table 26.LSI oscillator characteristics64Table 27.Low-power mode wakeup timings64Table 28.PLL characteristics65Table 29.Flash memory characteristics65Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings69Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed PSRAM/NOR read timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed PSRAM/NOR write timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 30.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 30.Synchronous non-multiplexed PSRAM writ
Table 23.HSE 4-16 MHz oscillator characteristics.60Table 24.LSE oscillator characteristics (f _{LSE} = 32.768 kHz)62Table 25.HSI oscillator characteristics.63Table 26.LSI oscillator characteristics64Table 27.Low-power mode wakeup timings64Table 28.PLL characteristics65Table 29.Flash memory characteristics65Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings69Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed PSRAM/NOR read timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed PSRAM read timings74Table 37.Synchronous non-multiplexed PSRAM read timings76Table 38.Synchronous non-multiplexed PSRAM read timings76Table 39.Synchronous non-multiplexed PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM read timings76Table 39.Synchronous non-multiplexed PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM read timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in78
Table 24.LSE oscillator characteristics (f _{LSE} = 32.768 kHz)62Table 25.HSI oscillator characteristics63Table 26.LSI oscillator characteristics64Table 27.Low-power mode wakeup timings64Table 28.PLL characteristics65Table 29.Flash memory characteristics65Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings68Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR write timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed PSRAM write timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 25.HSI oscillator characteristics63Table 26.LSI oscillator characteristics64Table 27.Low-power mode wakeup timings64Table 28.PLL characteristics65Table 29.Flash memory characteristics65Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings68Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR write timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Synchronous non-multiplexed PSRAM write timings78Table 40.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in74
Table 26.LSI oscillator characteristics64Table 27.Low-power mode wakeup timings64Table 28.PLL characteristics65Table 29.Flash memory characteristics65Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings68Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR write timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed PSRAM write timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 27.Low-power mode wakeup timings64Table 28.PLL characteristics65Table 29.Flash memory characteristics65Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings68Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR read timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed NOR/PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed PSRAM write timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 30.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in76
Table 28.PLL characteristics65Table 29.Flash memory characteristics65Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings68Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR read timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed PSRAM write timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in76
Table 29.Flash memory characteristics65Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings68Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR read timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed PSRAM/NOR write timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed NOR/PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 30.Flash memory endurance and data retention66Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings68Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR read timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings70Table 36.Synchronous multiplexed PSRAM/NOR write timings71Table 37.Synchronous multiplexed PSRAM read timings74Table 38.Synchronous multiplexed PSRAM write timings76Table 39.Synchronous non-multiplexed PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 30.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 30.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 31.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings68Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR read timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed NOR/PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed NOR/PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 32.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings69Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR read timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed NOR/PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed NOR/PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 33.Asynchronous multiplexed read timings69Table 34.Asynchronous multiplexed PSRAM/NOR read timings70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed NOR/PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed NOR/PSRAM read timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 34.Asynchronous multiplexed PSRAM/NOR read timings.70Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed NOR/PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed NOR/PSRAM read timings76Table 39.Synchronous non-multiplexed PSRAM write timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 35.Asynchronous multiplexed PSRAM/NOR write timings71Table 36.Synchronous multiplexed NOR/PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed NOR/PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 36.Synchronous multiplexed NOR/PSRAM read timings74Table 37.Synchronous multiplexed PSRAM write timings76Table 38.Synchronous non-multiplexed NOR/PSRAM read timings77Table 39.Synchronous non-multiplexed PSRAM write timings78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 37.Synchronous multiplexed PSRAM write timings.76Table 38.Synchronous non-multiplexed NOR/PSRAM read timings.77Table 39.Synchronous non-multiplexed PSRAM write timings .78Table 40.Switching characteristics for PC Card/CF read and write cycles in72
Table 38. Synchronous non-multiplexed NOR/PSRAM read timings 77 Table 39. Synchronous non-multiplexed PSRAM write timings 78 Table 40. Switching characteristics for PC Card/CF read and write cycles in 78
Table 39. Synchronous non-multiplexed PSRAM write timings
Table 40. Switching characteristics for PC Card/CF read and write cycles in
attribute/common space
Table 41. Switching characteristics for PC Card/CF read and write cycles in I/O space 84
Table 42 Switching characteristics for NAND Elach read evolution



	FSMC					
Pins	CF	CF/IDE	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100 ⁽¹⁾
PD9	D14	D14	D14	DA14	D14	Yes
PD10	D15	D15	D15	DA15	D15	Yes
PD11	-	-	A16	A16	CLE	Yes
PD12	-	-	A17	A17	ALE	Yes
PD13	-	-	A18	A18		Yes
PD14	D0	D0	D0	DA0	D0	Yes
PD15	D1	D1	D1	DA1	D1	Yes
PG2	-	-	A12	-	-	-
PG3	-	-	A13	-	-	-
PG4	-	-	A14	-	-	-
PG5	-	-	A15	-	-	-
PG6	-	-	-	-	INT2	-
PG7	-	-	-	-	INT3	-
PD0	D2	D2	D2	DA2	D2	Yes
PD1	D3	D3	D3	DA3	D3	Yes
PD3	-	-	CLK	CLK	-	Yes
PD4	NOE	NOE	NOE	NOE	NOE	Yes
PD5	NWE	NWE	NWE	NWE	NWE	Yes
PD6	NWAIT	NWAIT	NWAIT	NWAIT	NWAIT	Yes
PD7	-	-	NE1	NE1	NCE2	Yes
PG9	-	-	NE2	NE2	NCE3	-
PG10	NCE4_1	NCE4_1	NE3	NE3	-	-
PG11	NCE4_2	NCE4_2	-	-	-	-
PG12	-	-	NE4	NE4	-	-
PG13	-	-	A24	A24	-	-
PG14	-	-	A25	A25	-	-
PB7	-	-	NADV	NADV	-	Yes
PE0	-	-	NBL0	NBL0	-	Yes
PE1	-	-	NBL1	NBL1	-	Yes

Table 6. FSMC pin definition (continued)

1. Ports F and G are not available in devices delivered in 100-pin packages.



5.1.6 Power supply scheme



Figure 10. Power supply scheme

Caution: In Figure 10, the 4.7 µF capacitor must be connected to V_{DD3}.



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 7: Voltage characteristics*, *Table 8: Current characteristics*, and *Table 9: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit
$V_{DD} - V_{SS}$	External main supply voltage (including V_{DDA} and $V_{DD})^{(1)}$	-0.3	4.0	
V(2)	Input voltage on five volt tolerant pin	$V_{SS} - 0.3$	V _{DD} + 4.0	V
VIN' /	Input voltage on any other pin	V _{SS} - 0.3	4.0	
$ \Delta V_{DDx} $	Variations between different V_{DD} power pins	-	50	m\/
$ V_{SSX} - V_{SS} $	Variations between all the different ground pins	-	50	IIIV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 5.3.12: Absolute maximum ratings (electrical sensitivity)		

 All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to *Table 8: Current characteristics* for the maximum allowed injected current values.

Symbol	Ratings	Max.	Unit
I _{VDD}	Total current into V_{DD}/V_{DDA} power lines (source) ⁽¹⁾	150	
I _{VSS}	Total current out of V_{SS} ground lines (sink) ⁽¹⁾	150	
1	Output current sunk by any I/O and control pin	25	
'IO	Output current source by any I/Os and control pin	- 25	mA
I _{INJ(PIN)} ⁽²⁾	Injected current on five volt tolerant pins ⁽³⁾	-5/+0	
	Injected current on any other pin ⁽⁴⁾	± 5	
Σl _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25	

Table 8. Current characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. Negative injection disturbs the analog performance of the device. See note 3 below Table 65 on page 110.

 Positive injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 7: Voltage characteristics* for the maximum allowed input voltage values.

 A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 7: Voltage characteristics* for the maximum allowed input voltage values.

5. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).



Symbol	Ratings	Value	Unit				
T _{STG}	Storage temperature range	-65 to +150	°C				
ТJ	Maximum junction temperature	150	°C				

Table 9. Thermal characteristics

5.3 Operating conditions

5.3.1 General operating conditions

Symbol	Parameter	Conditions	Min	Мах	Unit	
f _{HCLK}	Internal AHB clock frequency	-	0	72		
f _{PCLK1}	Internal APB1 clock frequency	-	0	36	MHz	
f _{PCLK2}	Internal APB2 clock frequency	-	0	72		
V _{DD}	Standard operating voltage	-	2	3.6	V	
V (1)	Analog operating voltage (ADC not used)	Must be the same potential	2	3.6	V	
V _{DDA} ('')	Analog operating voltage (ADC used)	as V _{DD} ⁽²⁾	2.4	3.6	v	
V _{BAT}	Backup operating voltage	-	1.8	3.6	V	
P _D		LQFP144	-	666	mW	
	Power dissipation at $T_A =$ 85 °C for suffix 6 or $T_A =$ 105 °C for suffix 7 ⁽³⁾	LQFP100	-	434		
		LQFP64	-	444		
		LFBGA144	-	500		
Та	Ambient temperature for 6	Maximum power dissipation	-40	85	°C	
	suffix version	Low-power dissipation ⁽⁴⁾	-40	-40 105		
	Ambient temperature for 7	Maximum power dissipation	-40	105	5	
	suffix version	Low-power dissipation ⁽⁴⁾	-40	125	C	
т.	lunction tomporature reaso	6 suffix version	_40 105		°C	
IJ	Sunction temperature range	7 suffix version	-40	125	°C	

Table 10. General operating conditions

1. When the ADC is used, refer to Table 62: ADC characteristics.

2. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_Jmax (see *Table 6.5: Thermal characteristics on page 129*).

 In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_Jmax (see Table 6.5: Thermal characteristics on page 129).



5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 11* are derived from tests performed under the ambient temperature condition summarized in *Table 10*.

Symbol	Parameter	Conditions	Min	Мах	Unit
t	V _{DD} rise time rate	_	0	¥	−µs/V
٩٧DD	V _{DD} fall time rate	-	20	¥	

Table 11. Operating conditions at power-up / power-down

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 12* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
V _{PVD}		PLS[2:0]=000 (falling edge)	2	2.08	2.16	V
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	V
	PLS[2:0]=010 (rising edge) 2.			2.38	2.48	V
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	V
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
	Programmable voltage	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
	detector level selection	PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	V
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	V
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	V
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV
V _{POR/PDR}	Power on/power down	Falling edge	1.8 ⁽¹⁾	1.88	1.96	V
	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis	-	-	40	-	mV
T _{RSTTEMPO} ⁽²⁾	Reset temporization	-	1	2.5	4.5	mS

 Table 12. Embedded reset and power control block characteristics

1. The product behavior is guaranteed by design down to the minimum $V_{\text{POR/PDR}}$ value.

2. Guaranteed by design, not tested in production.



Symbol				Typ ⁽¹⁾		М	Max		
	Parameter	Conditions	V _{DD} /V _{BA} _T = 2.0 V	V _{DD} /V _{BA} _T = 2.4 V	V _{DD} /V _{BA} _T = 3.3 V	т _А = 85 °С	T _A = 105 °C	Unit	
	Supply current in	Regulator in run mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog), f _{CK} =8 MHz	44.8	45.3	46.4	810	1680		
I _{DD}		Regulator in low-power mode, low- speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	37.4	37.8	38.7	790	1660	μA	
	Supply current in Standby mode	Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	1.8	2.0	2.5	5 ⁽²⁾	8 ⁽²⁾		
I _{DD_VBA} T	Backup domain supply current	Low-speed oscillator and RTC ON	1.05	1.1	1.4	2 ⁽²⁾	2.3 ⁽²⁾		

Table 17.	Typical and	maximum	current co	onsumptions	in Sto	p and Standb	ov modes
	. I y prour arra	maximani	our one of	onoumptiono			<i>y</i> moaoo

1. Typical values are measured at T_A = 25 °C.

2. Guaranteed by characterization results, not tested in production..







High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 23*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	4	8	16	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R _S = 30 Ω	-	30	-	pF
i ₂	HSE driving current	V _{DD} = 3.3 V, V _{IN} = V _{SS} with 30 pF load	-	-	1	mA
9 _m	Oscillator transconductance	Startup	25	-	-	mA/V
$t_{\rm SU(HSE)}^{(4)}$	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 23. HSE 4-16 MHz oscillator characteristics ^{(*})(2	2)
---	-----	----

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Guaranteed by characterization results, not tested in production.

3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.

4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 20*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.



5.3.10 FSMC characteristics

Asynchronous waveforms and timings

Figure 22 through *Figure 25* represent asynchronous waveforms and *Table 31* through *Table 35* provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 0
- AddressHoldTime = 1
- DataSetupTime = 1

Note: On all tables, the t_{HCLK} is the HCLK clock period.

Figure 22. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms



1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

FSMC_BusTurnAroundDuration = 0.



Note:

DocID16554 Rev 4

Symbol	Parameter	Min	Мах	Unit
t _{w(NE)}	FSMC_NE low time	5t _{HCLK} + 0.5	5t _{HCLK} + 2	ns
$t_{v(NOE_NE)}$	FSMC_NEx low to FSMC_NOE low	0.5	1.5	ns
t _{w(NOE)}	FSMC_NOE low time	5t _{HCLK} – 1	5t _{HCLK} + 1	ns
t _{h(NE_NOE)}	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t _{v(A_NE)}	FSMC_NEx low to FSMC_A valid	-	3	ns
t _{h(A_NOE)}	Address hold time after FSMC_NOE high	0	-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0	ns
t _{h(BL_NOE)}	FSMC_BL hold time after FSMC_NOE high	0.5	-	ns
t _{su(Data_NE)}	Data to FSMC_NEx high setup time	2t _{HCLK} - 1	-	ns
t _{su(Data_NOE)}	Data to FSMC_NOEx high setup time	2t _{HCLK} - 1	-	ns
t _{h(Data_NOE)}	Data hold time after FSMC_NOE high	0	-	ns
t _{h(Data_NE)}	Data hold time after FSMC_NEx high	0	-	ns
t _{v(NADV_NE)}	FSMC_NEx low to FSMC_NADV low	-	0	ns
t _{w(NADV)}	FSMC_NADV low time	-	t _{HCLK} + 2	ns

Table 31. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

1. C_L = 15 pF.





1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

DocID16554 Rev 4





Figure 36. NAND controller waveforms for read access

Figure 37. NAND controller waveforms for write access







Figure 44. I/O AC characteristics definition

5.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 49*).

Unless otherwise specified, the parameters given in *Table 52* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 10*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	-	-0.5	-	0.8	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	-	2	-	V _{DD} +0.5	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse	-	-	-	100	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse	_	300	-	_	ns

Table 52. NRST pin characteristics

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).





Figure 47. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}$



Symbol	Parameter	Conditions	Min	Max	Unit			
	CMD, D inputs (referenced to CK)							
t _{ISU}	Input setup time	$C_L \le 30 \text{ pF}$	2	-	200			
t _{IH}	Input hold time	$C_L \le 30 \text{ pF}$	0	-	115			
CMD, D out	puts (referenced to CK) in MMC and S	D HS mode						
t _{OV}	Output valid time	$C_L \le 30 \text{ pF}$	-	6	ne			
t _{OH}	Output hold time	$C_L \le 30 \text{ pF}$	0	-	115			
CMD, D outputs (referenced to CK) in SD default mode ⁽¹⁾								
t _{OVD}	Output valid default time	$C_L \le 30 \text{ pF}$	-	7	ne			
t _{OHD}	Output hold default time	$C_L \le 30 \text{ pF}$	0.5	-	115			

Table 58. SD / MMC characteristics

1. Refer to SDIO_CLKCR, the SDI clock control register to control the CK output.

USB characteristics

The USB interface is USB-IF certified (Full Speed).

Table 59. USB startup time

Symbol	Parameter	arameter Max	
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

1. Guaranteed by design, not tested in production.





- 2. Guaranteed by design, not tested in production.
- V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 3: Pinouts and pin descriptions for further details.
- 4. For external triggers, a delay of 1/f_{PCLK2} must be added to the latency specified in Table 62.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

T _s (cycles)	t _S (μs)	R _{AIN} max (kΩ)
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	NA
239.5	17.1	NA

Table 63. R_{AIN} max for $f_{ADC} = 14 \text{ MHz}^{(1)}$

1. Guaranteed by design, not tested in production.

Table 64. ADC accu	racy - limited test cond	litions ⁽¹⁾⁽²⁾	1

Symbol	Parameter	Test conditions	Тур	Max ⁽³⁾	Unit
ET	Total unadjusted error	$f_{PCLK2} = 56 \text{ MHz},$	±1.3	±2	
EO	Offset error	t_{ADC} = 14 MHz, R_{AIN} < 10 kΩ, V _{DDA} = 3 V to 3 6 V	±1	±1.5	
EG	Gain error	$T_A = 25 $ °C	±0.5	±1.5	LSB
ED	Differential linearity error	Measurements made after	±0.7	±1	
EL	Integral linearity error	V _{REF+} = V _{DDA}	±0.8	±1.5	

1. ADC DC accuracy values are measured after internal calibration.

 ADC Accuracy vs. Negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 5.3.14 does not affect the ADC accuracy.

3. Guaranteed by characterization results, not tested in production.





Figure 56. Typical connection diagram using the ADC

Refer to Table 62 for the values of RAIN, RADC and CADC. 1.

 $C_{\text{parasitic}}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{\text{parasitic}}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced. 2.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 57 or Figure 58, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.





1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.





Figure 58. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.



5.3.20 DAC electrical specifications

Symbol	Parameter	Min	Тур	Мах	Unit	Comments
V _{DDA}	Analog supply voltage	2.4	-	3.6	V	
V _{REF+}	Reference supply voltage	2.4	-	3.6	V	V_{REF^+} must always be below V_{DDA}
V _{SSA}	Ground	0	-	0	V	
р (1)	Resistive load vs. V _{SSA} with buffer ON	5	-	-	kΩ	
►LOAD` ′	Resistive load vs. V _{DDA} with buffer ON	15	-	-	kΩ	
R ₀ ⁽¹⁾	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 M Ω
C _{LOAD} ⁽¹⁾	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer ON	0.2	-	-	v	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code $(0x0E0)$ to $(0xE1C)$ at $V_{DEE} = 3.6 V/C$
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer ON	-	-	V _{DDA} – 0.2	V	and (0x155) and (0xEAB) at $V_{REF+} = 2.4 V$
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer OFF	-	0.5		mV	It gives the maximum output
DAC_ ⁽¹⁾ OU T max ⁽¹⁾	Higher DAC_OUT voltage with buffer OFF	-		V _{REF+} – 10 mV	V	excursion of the DAC.
I _{DDVREF+}	DAC DC current consumption in quiescent mode (Standby mode)	-		380	μA	With no load, worst code (0x0E4) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
	DAC DC current	-		380	μA	With no load, middle code (0x800) on the inputs
I _{DDA}	consumption in quiescent mode ⁽²⁾	-		480	μA	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
DNL ⁽³⁾	Differential non linearity Difference between two	-		±0.5	LSB	Given for the DAC in 10-bit configuration
	consecutive code-1LSB)	-		±3	LSB	Given for the DAC in 12-bit configuration

Table 66. DAC characteristics



Table 68. LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm,0.8 mm pitch, package mechanical data (continued)

Symbol		millimeters		inches ⁽¹⁾		
	Min	Тур	Max	Тур	Min	Max
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. STATSChipPAC package dimensions.

Device marking for LFBGA144 package

The following figure gives an example of topside marking orientation versus ball A1 identifier location.



Figure 61. LFBGA144 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



Symbol	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
E3	-	7.500	-	-	0.2953	-	
е	-	0.500	-	-	0.0197	-	
θ	0°	3.5°	7°	0°	3.5°	7°	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
ccc	-	-	0.080	-	-	0.0031	

Table 71. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are in millimeters.

