



Welcome to **E-XFL.COM** 

# **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 600  |
| Number of Logic Elements/Cells | 2700   |
| Total RAM Bits                 | 40960  |
| Number of I/O                  | 140  |
| Number of Gates                | 100000   |
| Voltage - Supply               | 2.375V ~ 2.625V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 208-BFQFP  |
| Supplier Device Package        | 208-PQFP (28x28)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc2s100-5pqg208i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



DS001-2 (v2.8) June 13, 2008

# Spartan-II FPGA Family: Functional Description

#### **Product Specification**

# **Architectural Description**

### **Spartan-II FPGA Array**

The Spartan®-II field-programmable gate array, shown in Figure 2, is composed of five major configurable elements:

- IOBs provide the interface between the package pins and the internal logic
- CLBs provide the functional elements for constructing most logic
- Dedicated block RAM memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- Versatile multi-level interconnect structure

As can be seen in Figure 2, the CLBs form the central logic structure with easy access to all support and routing structures. The IOBs are located around all the logic and

memory elements for easy and quick routing of signals on and off the chip.

Values stored in static memory cells control all the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

Each of these elements will be discussed in detail in the following sections.

#### Input/Output Block

The Spartan-II FPGA IOB, as seen in Figure 2, features inputs and outputs that support a wide variety of I/O signaling standards. These high-speed inputs and outputs are capable of supporting various state of the art memory and bus interfaces. Table 3 lists several of the standards which are supported along with the required reference, output and termination voltages needed to meet the standard.




Figure 2: Spartan-II FPGA Input/Output Block (IOB)

© 2000-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.






Figure 7: BUFT Connections to Dedicated Horizontal Bus Lines

#### **Clock Distribution**

The Spartan-II family provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 8.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.

Four dedicated clock pads are provided, one adjacent to each of the global buffers. The input to the global buffer is selected either from these pads or from signals in the general purpose routing. Global clock pins do not have the option for internal, weak pull-up resistors.




Figure 8: Global Clock Distribution Network

### Delay-Locked Loop (DLL)

Associated with each global clock input buffer is a fully digital Delay-Locked Loop (DLL) that can eliminate skew between the clock input pad and internal clock-input pins throughout the device. Each DLL can drive two global clock

networks. The DLL monitors the input clock and the distributed clock, and automatically adjusts a clock delay element. Additional delay is introduced such that clock edges reach internal flip-flops exactly one clock period after they arrive at the input. This closed-loop system effectively eliminates clock-distribution delay by ensuring that clock edges arrive at internal flip-flops in synchronism with clock edges arriving at the input.

In addition to eliminating clock-distribution delay, the DLL provides advanced control of multiple clock domains. The DLL provides four quadrature phases of the source clock, can double the clock, or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16. It has six outputs.

The DLL also operates as a clock mirror. By driving the output from a DLL off-chip and then back on again, the DLL can be used to deskew a board level clock among multiple Spartan-II devices.

In order to guarantee that the system clock is operating correctly prior to the FPGA starting up after configuration, the DLL can delay the completion of the configuration process until after it has achieved lock.

#### **Boundary Scan**

Spartan-II devices support all the mandatory boundaryscan instructions specified in the IEEE standard 1149.1. A Test Access Port (TAP) and registers are provided that implement the EXTEST, SAMPLE/PRELOAD, and BYPASS instructions. The TAP also supports two USERCODE instructions and internal scan chains.

The TAP uses dedicated package pins that always operate using LVTTL. For TDO to operate using LVTTL, the  $V_{CCO}$  for Bank 2 must be 3.3V. Otherwise, TDO switches rail-to-rail between ground and  $V_{CCO}$ . TDI, TMS, and TCK have a default internal weak pull-up resistor, and TDO has no default resistor. Bitstream options allow setting any of the four TAP pins to have an internal pull-up, pull-down, or neither.



Boundary-scan operation is independent of individual IOB configurations, and unaffected by package type. All IOBs, including unbonded ones, are treated as independent 3-state bidirectional pins in a single scan chain. Retention of the bidirectional test capability after configuration facilitates the testing of external interconnections.

Table 7 lists the boundary-scan instructions supported in Spartan-II FPGAs. Internal signals can be captured during EXTEST by connecting them to unbonded or unused IOBs. They may also be connected to the unused outputs of IOBs defined as unidirectional input pins.

Table 7: Boundary-Scan Instructions


| Boundary-Scan<br>Command | Binary<br>Code[4:0] | Description   |
|--------------------------|---------------------|---|
| EXTEST                   | 00000               | Enables boundary-scan EXTEST operation                        |
| SAMPLE                   | 00001               | Enables boundary-scan SAMPLE operation                        |
| USR1                     | 00010               | Access user-defined register 1                                |
| USR2                     | 00011               | Access user-defined register 2                                |
| CFG_OUT                  | 00100               | Access the configuration bus for Readback                     |
| CFG_IN                   | 00101               | Access the configuration bus for Configuration                |
| INTEST                   | 00111               | Enables boundary-scan INTEST operation                        |
| USRCODE                  | 01000               | Enables shifting out USER code                                |
| IDCODE                   | 01001               | Enables shifting out of ID Code                               |
| HIZ                      | 01010               | Disables output pins<br>while enabling the<br>Bypass Register |
| JSTART                   | 01100               | Clock the start-up<br>sequence when<br>StartupClk is TCK      |
| BYPASS                   | 11111               | Enables BYPASS  |
| RESERVED                 | All other codes     | Xilinx <sup>®</sup> reserved instructions                     |

The public boundary-scan instructions are available prior to configuration. After configuration, the public instructions remain available together with any USERCODE instructions installed during the configuration. While the SAMPLE and BYPASS instructions are available during configuration, it is recommended that boundary-scan operations not be performed during this transitional period.

In addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.

To facilitate internal scan chains, the User Register provides three outputs (Reset, Update, and Shift) that represent the corresponding states in the boundary-scan internal state machine.





DS001\_12\_102301

| Symbol               | Description                                 | Min    | Max    |
|----------------------|---|--------|--------|
| T <sub>POR</sub>     | Power-on reset                              | -      | 2 ms   |
| T <sub>PL</sub>      | Program latency                             | -      | 100 μs |
| T <sub>ICCK</sub>    | CCLK output delay (Master Serial mode only) | 0.5 μs | 4 μs   |
| T <sub>PROGRAM</sub> | Program pulse width                         | 300 ns | -      |

#### Notes: (referring to waveform above:)

1. Before configuration can begin,  $V_{CCINT}$  must be greater than 1.6V and  $V_{CCO}$  Bank 2 must be greater than 1.0V.

Figure 12: Configuration Timing on Power-Up

#### **Clearing Configuration Memory**

The device indicates that clearing the configuration memory is in progress by driving  $\overline{\text{INIT}}$  Low. At this time, the user can delay configuration by holding either  $\overline{\text{PROGRAM}}$  or  $\overline{\text{INIT}}$  Low, which causes the device to remain in the memory clearing phase. Note that the bidirectional  $\overline{\text{INIT}}$  line is driving a Low logic level during memory clearing. To avoid contention, use an open-drain driver to keep  $\overline{\text{INIT}}$  Low.

With no delay in force, the device indicates that the memory is completely clear by driving INIT High. The FPGA samples its mode pins on this Low-to-High transition.

#### Loading Configuration Data

Once INIT is High, the user can begin loading configuration data frames into the device. The details of loading the configuration data are discussed in the sections treating the configuration modes individually. The sequence of operations necessary to load configuration data using the serial modes is shown in Figure 14. Loading data using the Slave Parallel mode is shown in Figure 19, page 25.

#### **CRC Error Checking**

During the loading of configuration data, a CRC value embedded in the configuration file is checked against a CRC value calculated within the FPGA. If the CRC values do not match, the FPGA drives INIT Low to indicate that a frame error has occurred and configuration is aborted.

To reconfigure the device, the PROGRAM pin should be asserted to reset the configuration logic. Recycling power also resets the FPGA for configuration. See "Clearing Configuration Memory".

#### Start-up

The start-up sequence oversees the transition of the FPGA from the configuration state to full user operation. A match of CRC values, indicating a successful loading of the configuration data, initiates the sequence.

During start-up, the device performs four operations:

- The assertion of DONE. The failure of DONE to go High may indicate the unsuccessful loading of configuration data.
- 2. The release of the Global Three State net. This activates I/Os to which signals are assigned. The remaining I/Os stay in a high-impedance state with internal weak pull-down resistors present.
- 3. Negates Global Set Reset (GSR). This allows all flip-flops to change state.
- 4. The assertion of Global Write Enable (GWE). This allows all RAMs and flip-flops to change state.



If CCLK is slower than  $F_{CCNH}$ , the FPGA will never assert BUSY. In this case, the above handshake is unnecessary, and data can simply be entered into the FPGA every CCLK cycle.




Figure 19: Loading Configuration Data for the Slave
Parallel Mode

A configuration packet does not have to be written in one continuous stretch, rather it can be split into many write sequences. Each sequence would involve assertion of  $\overline{\text{CS}}$ .

In applications where multiple clock cycles may be required to access the configuration data before each byte can be loaded into the Slave Parallel interface, a new byte of data may not be ready for each consecutive CCLK edge. In such a case the  $\overline{\text{CS}}$  signal may be de-asserted until the next byte is valid on D0-D7. While  $\overline{\text{CS}}$  is High, the Slave Parallel

interface does not expect any data and ignores all CCLK transitions. However, to avoid aborting configuration, WRITE must continue to be asserted while CS is asserted.

#### **Abort**

To abort configuration during a write sequence, de-assert WRITE while holding  $\overline{\text{CS}}$  Low. The abort operation is initiated at the rising edge of CCLK, as shown in Figure 21, page 26. The device will remain BUSY until the aborted operation is complete. After aborting configuration, data is assumed to be unaligned to word boundaries and the FPGA requires a new synchronization word prior to accepting any new packets.

### **Boundary-Scan Mode**

In the boundary-scan mode, no nondedicated pins are required, configuration being done entirely through the IEEE 1149.1 Test Access Port.

Configuration through the TAP uses the special CFG\_IN instruction. This instruction allows data input on TDI to be converted into data packets for the internal configuration bus.

The following steps are required to configure the FPGA through the boundary-scan port.

- Load the CFG\_IN instruction into the boundary-scan instruction register (IR)
- 2. Enter the Shift-DR (SDR) state
- 3. Shift a standard configuration bitstream into TDI
- 4. Return to Run-Test-Idle (RTI)
- 5. Load the JSTART instruction into IR
- 6. Enter the SDR state
- 7. Clock TCK through the sequence (the length is programmable)
- 8. Return to RTI

Configuration and readback via the TAP is always available. The boundary-scan mode simply locks out the other modes. The boundary-scan mode is selected by a <10x> on the mode pins (M0, M1, M2).

#### Readback

The configuration data stored in the Spartan-II FPGA configuration memory can be readback for verification. Along with the configuration data it is possible to readback the contents of all flip-flops/latches, LUT RAMs, and block RAMs. This capability is used for real-time debugging.

For more detailed information see <u>XAPP176</u>, Spartan-II FPGA Family Configuration and Readback.



division factor N except for non-integer division in High Frequency (HF) mode. For division factor 1.5 the duty cycle in the HF mode is 33.3% High and 66.7% Low. For division factor 2.5, the duty cycle in the HF mode is 40.0% High and 60.0% Low.

#### 1x Clock Outputs — CLK[0|90|180|270]

The 1x clock output pin CLK0 represents a delay-compensated version of the source clock (CLKIN) signal. The CLKDLL primitive provides three phase-shifted versions of the CLK0 signal while CLKDLLHF provides only the 180 degree phase-shifted version. The relationship between phase shift and the corresponding period shift appears in Table 10.

The timing diagrams in Figure 26 illustrate the DLL clock output characteristics.

Table 10: Relationship of Phase-Shifted Output Clock to Period Shift

| Phase (degrees) | Period Shift (percent) |
|-----------------|------------------------|
| 0               | 0%                     |
| 90              | 25%                    |
| 180             | 50%                    |
| 270             | 75%                    |

The DLL provides duty cycle correction on all 1x clock outputs such that all 1x clock outputs by default have a 50/50 duty cycle. The DUTY\_CYCLE\_CORRECTION property (TRUE by default), controls this feature. In order to deactivate the DLL duty cycle correction, attach the DUTY\_CYCLE\_CORRECTION=FALSE property to the DLL primitive. When duty cycle correction deactivates, the output clock has the same duty cycle as the source clock.

The DLL clock outputs can drive an OBUF, a BUFG, or they can route directly to destination clock pins. The DLL clock outputs can only drive the BUFGs that reside on the same edge (top or bottom).

#### Locked Output — LOCKED

In order to achieve lock, the DLL may need to sample several thousand clock cycles. After the DLL achieves lock the LOCKED signal activates. The "DLL Timing Parameters" section of Module 3 provides estimates for locking times.

In order to guarantee that the system clock is established prior to the device "waking up," the DLL can delay the completion of the device configuration process until after the DLL locks. The STARTUP\_WAIT property activates this feature.

Until the LOCKED signal activates, the DLL output clocks are not valid and can exhibit glitches, spikes, or other

spurious movement. In particular the CLK2X output will appear as a 1x clock with a 25/75 duty cycle.

#### **DLL Properties**

Properties provide access to some of the Spartan-II family DLL features, (for example, clock division and duty cycle correction).

#### **Duty Cycle Correction Property**

The 1x clock outputs, CLK0, CLK90, CLK180, and CLK270, use the duty-cycle corrected default, such that they exhibit a 50/50 duty cycle. The DUTY\_CYCLE\_CORRECTION property (by default TRUE) controls this feature. To deactivate the DLL duty-cycle correction for the 1x clock outputs, attach the DUTY\_CYCLE\_CORRECTION=FALSE property to the DLL primitive.




Figure 26: DLL Output Characteristics

#### Clock Divide Property

The CLKDV\_DIVIDE property specifies how the signal on the CLKDV pin is frequency divided with respect to the CLK0 pin. The values allowed for this property are 1.5, 2, 2.5, 3, 4, 5, 8, or 16; the default value is 2.






Figure 33: Timing Diagram for Single-Port Block RAM Memory




Figure 34: Timing Diagram for a True Dual-Port Read/Write Block RAM Memory



At the third rising edge of CLKA, the  $T_{BCCS}$  parameter is violated with two writes to memory location 0x0F. The DOA and DOB busses reflect the contents of the DIA and DIB busses, but the stored value at 0x7E is invalid.

At the fourth rising edge of CLKA, a read operation is performed at memory location 0x0F and invalid data is present on the DOA bus. Port B also executes a read operation to memory location 0x0F and also reads invalid data.

At the fifth rising edge of CLKA a read operation is performed that does not violate the  $T_{BCCS}$  parameter to the previous write of 0x7E by Port B. THe DOA bus reflects the recently written value by Port B.

#### Initialization

The block RAM memory can initialize during the device configuration sequence. The 16 initialization properties of 64 hex values each (a total of 4096 bits) set the initialization of each RAM. These properties appear in Table 14. Any initialization properties not explicitly set configure as zeros. Partial initialization strings pad with zeros. Initialization strings greater than 64 hex values generate an error. The RAMs can be simulated with the initialization values using generics in VHDL simulators and parameters in Verilog simulators.

#### Initialization in VHDL

The block RAM structures may be initialized in VHDL for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the VHDL code uses a generic to pass the initialization.

# Initialization in Verilog

The block RAM structures may be initialized in Verilog for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the Verilog code uses a defparam to pass the initialization.

#### **Block Memory Generation**

The CORE Generator™ software generates memory structures using the block RAM features. This program outputs VHDL or Verilog simulation code templates and an EDIF file for inclusion in a design.

Table 14: RAM Initialization Properties

| Property | Memory Cells |
|----------|--------------|
| INIT_00  | 255 to 0     |
| INIT_01  | 511 to 256   |
| INIT_02  | 767 to 512   |
| INIT_03  | 1023 to 768  |
| INIT_04  | 1279 to 1024 |

Table 14: RAM Initialization Properties

| Property | Memory Cells |
|----------|--------------|
| INIT_05  | 1535 to 1280 |
| INIT_06  | 1791 to 1536 |
| INIT_07  | 2047 to 1792 |
| INIT_08  | 2303 to 2048 |
| INIT_09  | 2559 to 2304 |
| INIT_0a  | 2815 to 2560 |
| INIT_0b  | 3071 to 2816 |
| INIT_0c  | 3327 to 3072 |
| INIT_0d  | 3583 to 3328 |
| INIT_0e  | 3839 to 3584 |
| INIT_0f  | 4095 to 3840 |

For design examples and more information on using the Block RAM, see <u>XAPP173</u>, *Using Block SelectRAM+ Memory in Spartan-II FPGAs*.

# **Using Versatile I/O**

The Spartan-II FPGA family includes a highly configurable, high-performance I/O resource called Versatile I/O to provide support for a wide variety of I/O standards. The Versatile I/O resource is a robust set of features including programmable control of output drive strength, slew rate, and input delay and hold time. Taking advantage of the flexibility and Versatile I/O features and the design considerations described in this document can improve and simplify system level design.

#### Introduction

As FPGAs continue to grow in size and capacity, the larger and more complex systems designed for them demand an increased variety of I/O standards. Furthermore, as system clock speeds continue to increase, the need for high-performance I/O becomes more important. While chip-to-chip delays have an increasingly substantial impact on overall system speed, the task of achieving the desired system performance becomes more difficult with the proliferation of low-voltage I/O standards. Versatile I/O, the revolutionary input/output resources of Spartan-II devices, has resolved this potential problem by providing a highly configurable, high-performance alternative to the I/O resources of more conventional programmable devices. The Spartan-II FPGA Versatile I/O features combine the flexibility and time-to-market advantages of programmable logic with the high performance previously available only with ASICs and custom ICs.

Each Versatile I/O block can support up to 16 I/O standards. Supporting such a variety of I/O standards allows the



LVTTL output buffers have selectable drive strengths.

The format for LVTTL OBUF primitive names is as follows.

OBUF <slew rate> <drive strength>

<slew\_rate> is either F (Fast), or S (Slow) and <drive\_strength> is specified in milliamps (2, 4, 6, 8, 12, 16, or 24). The default is slew rate limited with 12 mA drive.

OBUF placement restrictions require that within a given  $V_{CCO}$  bank each OBUF share the same output source drive voltage. Input buffers of any type and output buffers that do not require  $V_{CCO}$  can be placed within any  $V_{CCO}$  bank. Table 17 summarizes the output compatibility requirements. The LOC property can specify a location for the OBUF.

**Table 17: Output Standards Compatibility Requirements** 

| Rule 1           | Only outputs with standards which share compatible V <sub>CCO</sub> may be used within the same bank.   |
|------------------|---|
| Rule 2           | There are no placement restrictions for outputs with standards that do not require a $V_{\text{CCO}}$ . |
| V <sub>CCO</sub> | Compatible Standards  |
| 3.3              | LVTTL, SSTL3_I, SSTL3_II, CTT, AGP, GTL, GTL+, PCl33_3, PCl66_3   |
| 2.5              | SSTL2_I, SSTL2_II, LVCMOS2, GTL, GTL+   |
| 1.5              | HSTL_I, HSTL_III, HSTL_IV, GTL, GTL+  |

#### **OBUFT**

The generic 3-state output buffer OBUFT, shown in Figure 39, typically implements 3-state outputs or bidirectional I/O.

With no extension or property specified for the generic OBUFT primitive, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.

The LVTTL OBUFT can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

LVTTL 3-state output buffers have selectable drive strengths.

The format for LVTTL OBUFT primitive names is as follows.

OBUFT\_<slew\_rate>\_<drive\_strength>

<slew\_rate> can be either F (Fast), or S (Slow) and
<drive\_strength> is specified in milliamps (2, 4, 6, 8, 12, 16,
or 24).




Figure 39: 3-State Output Buffer Primitive (OBUFT

The Versatile I/O OBUFT placement restrictions require that within a given  $V_{CCO}$  bank each OBUFT share the same output source drive voltage. Input buffers of any type and output buffers that do not require  $V_{CCO}$  can be placed within the same  $V_{CCO}$  bank.

The LOC property can specify a location for the OBUFT.

3-state output buffers and bidirectional buffers can have either a weak pull-up resistor, a weak pull-down resistor, or a weak "keeper" circuit. Control this feature by adding the appropriate primitive to the output net of the OBUFT (PULLUP, PULLDOWN, or KEEPER).

The weak "keeper" circuit requires the input buffer within the IOB to sample the I/O signal. So, OBUFTs programmed for an I/O standard that requires a  $V_{REF}$  have automatic placement of a  $V_{REF}$  in the bank with an OBUFT configured with a weak "keeper" circuit. This restriction does not affect most circuit design as applications using an OBUFT configured with a weak "keeper" typically implement a bidirectional I/O. In this case the IBUF (and the corresponding  $V_{REF}$ ) are explicitly placed.

The LOC property can specify a location for the OBUFT.

#### **IOBUF**

Use the IOBUF primitive for bidirectional signals that require both an input buffer and a 3-state output buffer with an active high 3-state pin. The generic input/output buffer IOBUF appears in Figure 40.

With no extension or property specified for the generic IOBUF primitive, the assumed standard is LVTTL input buffer and slew rate limited LVTTL with 12 mA drive strength for the output buffer.

The LVTTL IOBUF can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

LVTTL bidirectional buffers have selectable output drive strengths.

The format for LVTTL IOBUF primitive names is as follows:



#### **CTT**

A sample circuit illustrating a valid termination technique for CTT appear in Figure 51. DC voltage specifications appear in Table 29 for the CTT standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics .




Figure 51: Terminated CTT

Table 29: CTT Voltage Specifications

| Parameter                                | Min                 | Тур | Max  |  |  |
|--|---------------------|-----|------|--|--|
| V <sub>CCO</sub>                         | 2.05 <sup>(1)</sup> | 3.3 | 3.6  |  |  |
| V <sub>REF</sub>                         | 1.35                | 1.5 | 1.65 |  |  |
| V <sub>TT</sub>                          | 1.35                | 1.5 | 1.65 |  |  |
| V <sub>IH</sub> ≥ V <sub>REF</sub> + 0.2 | 1.55                | 1.7 | -    |  |  |
| $V_{IL} \le V_{REF} - 0.2$               | -                   | 1.3 | 1.45 |  |  |
| V <sub>OH</sub> ≥ V <sub>REF</sub> + 0.4 | 1.75                | 1.9 | -    |  |  |
| $V_{OL} \le V_{REF} - 0.4$               | -                   | 1.1 | 1.25 |  |  |
| I <sub>OH</sub> at V <sub>OH</sub> (mA)  | -8                  | -   | -    |  |  |
| I <sub>OL</sub> at V <sub>OL</sub> (mA)  | 8                   | -   | -    |  |  |

#### Notes:

1. Timing delays are calculated based on  $V_{\mbox{\footnotesize CCO}}$  min of 3.0V.

#### PCI33\_3 and PCI66\_3

PCI33\_3 or PCI66\_3 require no termination. DC voltage specifications appear in Table 30 for the PCI33\_3 and PCI66\_3 standards. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Table 30: PCI33\_3 and PCI66\_3 Voltage Specifications

| Parameter                               | Min    | Тур  | Max                    |
|---|--------|------|------------------------|
| V <sub>CCO</sub>                        | 3.0    | 3.3  | 3.6                    |
| V <sub>REF</sub>                        | -      | -    | -                      |
| V <sub>TT</sub>                         | -      | -    | -                      |
| $V_{IH} = 0.5 \times V_{CCO}$           | 1.5    | 1.65 | V <sub>CCO</sub> + 0.5 |
| $V_{IL} = 0.3 \times V_{CCO}$           | -0.5   | 0.99 | 1.08                   |
| $V_{OH} = 0.9 \times V_{CCO}$           | 2.7    | -    | -                      |
| $V_{OL} = 0.1 \times V_{CCO}$           | -      | -    | 0.36                   |
| I <sub>OH</sub> at V <sub>OH</sub> (mA) | Note 1 | -    | -                      |
| I <sub>OL</sub> at V <sub>OL</sub> (mA) | Note 1 | -    | -                      |

#### Notes:

1. Tested according to the relevant specification.

#### PCI33 5

PCI33\_5 requires no termination. DC voltage specifications appear in Table 31 for the PCI33\_5 standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Table 31: PCI33\_5 Voltage Specifications

| Parameter                               | Min    | Тур | Max  |
|---|--------|-----|------|
| V <sub>CCO</sub>                        | 3.0    | 3.3 | 3.6  |
| V <sub>REF</sub>                        | -      | -   | -    |
| V <sub>TT</sub>                         | -      | -   | -    |
| V <sub>IH</sub>                         | 1.425  | 1.5 | 5.5  |
| V <sub>IL</sub>                         | -0.5   | 1.0 | 1.05 |
| V <sub>OH</sub>                         | 2.4    | -   | -    |
| V <sub>OL</sub>                         | -      | -   | 0.55 |
| I <sub>OH</sub> at V <sub>OH</sub> (mA) | Note 1 | -   | -    |
| I <sub>OL</sub> at V <sub>OL</sub> (mA) | Note 1 | -   | -    |

#### Notes:

1. Tested according to the relevant specification.



#### **DLL Timing Parameters**

All devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.

|                      |                                    | Speed Grade |     |     |     |       |
|----------------------|------------------------------------|-------------|-----|-----|-----|-------|
|                      |                                    | -6          |     | -5  |     |       |
| Symbol               | Description                        | Min         | Max | Min | Max | Units |
| F <sub>CLKINHF</sub> | Input clock frequency (CLKDLLHF)   | 60          | 200 | 60  | 180 | MHz   |
| F <sub>CLKINLF</sub> | Input clock frequency (CLKDLL)     | 25          | 100 | 25  | 90  | MHz   |
| T <sub>DLLPWHF</sub> | Input clock pulse width (CLKDLLHF) | 2.0         | -   | 2.4 | -   | ns    |
| T <sub>DLLPWLF</sub> | Input clock pulse width (CLKDLL)   | 2.5         | -   | 3.0 | -   | ns    |

#### **DLL Clock Tolerance, Jitter, and Phase Information**

All DLL output jitter and phase specifications were determined through statistical measurement at the package pins using a clock mirror configuration and matched drivers.

Figure 52, page 63, provides definitions for various parameters in the table below.

|                     |   |                               | CLKE | LLHF | CLK | DLL  |       |
|---------------------|---|-------------------------------|------|------|-----|------|-------|
| Symbol              | Description   | F <sub>CLKIN</sub>            | Min  | Max  | Min | Max  | Units |
| T <sub>IPTOL</sub>  | Input clock period tolerance                                |                               | -    | 1.0  | -   | 1.0  | ns    |
| T <sub>IJITCC</sub> | Input clock jitter tolerance (cycle-to-cycle)               |                               | -    | ±150 | -   | ±300 | ps    |
| T <sub>LOCK</sub>   | Time required for DLL to acquire lock                       | > 60 MHz                      | -    | 20   | -   | 20   | μs    |
|                     |   | 50-60 MHz                     | -    | -    | -   | 25   | μs    |
|                     |   | 40-50 MHz                     | -    | -    | -   | 50   | μs    |
|                     |   | 30-40 MHz                     | -    | -    | -   | 90   | μs    |
|                     |   | 25-30 MHz                     | -    | -    | -   | 120  | μs    |
| T <sub>OJITCC</sub> | Output jitter (cycle-to-cycle) for any DLL clock output (1) |                               | -    | ±60  | -   | ±60  | ps    |
| T <sub>PHIO</sub>   | Phase offset between CLKIN and CLKO <sup>(2)</sup>          |                               | -    | ±100 | -   | ±100 | ps    |
| T <sub>PHOO</sub>   | Phase offset between clock outputs on the DLL               | (3)                           | -    | ±140 | -   | ±140 | ps    |
| T <sub>PHIOM</sub>  | Maximum phase difference between CLKIN and                  | d CLKO <sup>(4)</sup>         | -    | ±160 | -   | ±160 | ps    |
| T <sub>PHOOM</sub>  | Maximum phase difference between clock outp                 | uts on the DLL <sup>(5)</sup> | -    | ±200 | -   | ±200 | ps    |

#### Notes:

- 1. Output Jitter is cycle-to-cycle jitter measured on the DLL output clock, excluding input clock jitter.
- 2. **Phase Offset between CLKIN and CLKO** is the worst-case fixed time difference between rising edges of CLKIN and CLKO, excluding output jitter and input clock jitter.
- 3. Phase Offset between Clock Outputs on the DLL is the worst-case fixed time difference between rising edges of any two DLL outputs, excluding Output Jitter and input clock jitter.
- 4. **Maximum Phase Difference between CLKIN an CLKO** is the sum of Output Jitter and Phase Offset between CLKIN and CLKO, or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (*excluding* input clock jitter).
- 5. **Maximum Phase Difference between Clock Outputs on the DLL** is the sum of Output Jltter and Phase Offset between any DLL clock outputs, or the greatest difference between any two DLL output rising edges due to DLL alone (*excluding* input clock jitter).



# **Package Thermal Characteristics**

Table 39 provides the thermal characteristics for the various Spartan-II FPGA package offerings. This information is also available using the Thermal Query tool on xilinx.com (www.xilinx.com/cgi-bin/thermal/thermal.pl).

The junction-to-case thermal resistance  $(\theta_{JC})$  indicates the difference between the temperature measured on the package body (case) and the die junction temperature per watt of power consumption. The junction-to-board  $(\theta_{JB})$ 

Table 39: Spartan-II Package Thermal Characteristics

value similarly reports the difference between the board and junction temperature. The junction-to-ambient  $(\theta_{JA})$  value reports the temperature difference between the ambient environment and the junction temperature. The  $\theta_{JA}$  value is reported at different air velocities, measured in linear feet per minute (LFM). The "Still Air (0 LFM)" column shows the  $\theta_{JA}$  value in a system without a fan. The thermal resistance drops with increasing air flow.

|                 |         |                                      |  | Junction-to-Ambient $(\theta_{JA})$ at Different Air Flows |         |         |         |         |
|-----------------|---------|--------------------------------------|--|--|---------|---------|---------|---------|
| Package         | Device  | Junction-to-Case $(\theta_{\sf JC})$ | Junction-to-<br>Board (θ <sub>JB</sub> ) | Still Air<br>(0 LFM)                                       | 250 LFM | 500 LFM | 750 LFM | Units   |
| VQ100           | XC2S15  | 11.3                                 | N/A                                      | 44.1   | 36.7    | 34.2    | 33.3    | °C/Watt |
| VQG100          | XC2S30  | 10.1                                 | N/A                                      | 40.7   | 33.9    | 31.5    | 30.8    | °C/Watt |
|                 | XC2S15  | 7.3                                  | N/A                                      | 38.6   | 30.0    | 25.7    | 24.1    | °C/Watt |
| TQ144           | XC2S30  | 6.7                                  | N/A                                      | 34.7   | 27.0    | 23.1    | 21.7    | °C/Watt |
| TQG144          | XC2S50  | 5.8                                  | N/A                                      | 32.2   | 25.1    | 21.4    | 20.1    | °C/Watt |
|                 | XC2S100 | 5.3                                  | N/A                                      | 31.4   | 24.4    | 20.9    | 19.6    | °C/Watt |
| CS144<br>CSG144 | XC2S30  | 2.8                                  | N/A                                      | 34.0   | 26.0    | 23.9    | 23.2    | °C/Watt |
|                 | XC2S50  | 6.7                                  | N/A                                      | 25.2   | 18.6    | 16.4    | 15.2    | °C/Watt |
| PQ208           | XC2S100 | 5.9                                  | N/A                                      | 24.6   | 18.1    | 16.0    | 14.9    | °C/Watt |
| PQG208          | XC2S150 | 5.0                                  | N/A                                      | 23.8   | 17.6    | 15.6    | 14.4    | °C/Watt |
|                 | XC2S200 | 4.1                                  | N/A                                      | 23.0   | 17.0    | 15.0    | 13.9    | °C/Watt |
|                 | XC2S50  | 7.1                                  | 17.6                                     | 27.2   | 21.4    | 20.3    | 19.8    | °C/Watt |
| FG256           | XC2S100 | 5.8                                  | 15.1                                     | 25.1   | 19.5    | 18.3    | 17.8    | °C/Watt |
| FGG256          | XC2S150 | 4.6                                  | 12.7                                     | 23.0   | 17.6    | 16.3    | 15.8    | °C/Watt |
|                 | XC2S200 | 3.5                                  | 10.7                                     | 21.4   | 16.1    | 14.7    | 14.2    | °C/Watt |
| FG456           | XC2S150 | 2.0                                  | N/A                                      | 21.9   | 17.3    | 15.8    | 15.2    | °C/Watt |
| FGG456          | XC2S200 | 2.0                                  | N/A                                      | 21.0   | 16.6    | 15.1    | 14.5    | °C/Watt |



# **XC2S50 Device Pinouts**

| XC2S50 Pad I             | Name |       |       |                             | Dodeni        |
|--------------------------|------|-------|-------|-----------------------------|---------------|
| Function                 | Bank | TQ144 | PQ208 | FG256                       | Bndry<br>Scan |
| GND                      | -    | P143  | P1    | GND*                        | -             |
| TMS                      | -    | P142  | P2    | D3                          | -             |
| I/O                      | 7    | P141  | P3    | C2                          | 149           |
| I/O                      | 7    | -     | -     | A2                          | 152           |
| I/O                      | 7    | P140  | P4    | B1                          | 155           |
| I/O                      | 7    | -     | -     | E3                          | 158           |
| I/O                      | 7    | -     | P5    | D2                          | 161           |
| GND                      | -    | -     | -     | GND*                        | -             |
| I/O, V <sub>REF</sub>    | 7    | P139  | P6    | C1                          | 164           |
| I/O                      | 7    | -     | P7    | F3                          | 167           |
| I/O                      | 7    | -     | -     | E2                          | 170           |
| I/O                      | 7    | P138  | P8    | E4                          | 173           |
| I/O                      | 7    | P137  | P9    | D1                          | 176           |
| I/O                      | 7    | P136  | P10   | E1                          | 179           |
| GND                      | -    | P135  | P11   | GND*                        | -             |
| V <sub>CCO</sub>         | 7    | -     | P12   | V <sub>CCO</sub><br>Bank 7* | -             |
| V <sub>CCINT</sub>       | -    | -     | P13   | V <sub>CCINT</sub> *        | -             |
| I/O                      | 7    | P134  | P14   | F2                          | 182           |
| I/O                      | 7    | P133  | P15   | G3                          | 185           |
| I/O                      | 7    | -     | -     | F1                          | 188           |
| I/O                      | 7    | -     | P16   | F4                          | 191           |
| I/O                      | 7    | -     | P17   | F5                          | 194           |
| I/O                      | 7    | -     | P18   | G2                          | 197           |
| GND                      | -    | -     | P19   | GND*                        | -             |
| I/O, V <sub>REF</sub>    | 7    | P132  | P20   | НЗ                          | 200           |
| I/O                      | 7    | P131  | P21   | G4                          | 203           |
| I/O                      | 7    | -     | -     | H2                          | 206           |
| I/O                      | 7    | P130  | P22   | G5                          | 209           |
| I/O                      | 7    | -     | P23   | H4                          | 212           |
| I/O, IRDY <sup>(1)</sup> | 7    | P129  | P24   | G1                          | 215           |
| GND                      | -    | P128  | P25   | GND*                        | -             |
| V <sub>CCO</sub>         | 7    | P127  | P26   | V <sub>CCO</sub><br>Bank 7* | -             |
| V <sub>CCO</sub>         | 6    | P127  | P26   | V <sub>CCO</sub><br>Bank 6* | -             |
| I/O, TRDY <sup>(1)</sup> | 6    | P126  | P27   | J2                          | 218           |
| V <sub>CCINT</sub>       | -    | P125  | P28   | V <sub>CCINT</sub> *        | -             |
| I/O                      | 6    | P124  | P29   | H1                          | 224           |
| I/O                      | 6    | -     | -     | J4                          | 227           |
| I/O                      | 6    | P123  | P30   | J1                          | 230           |
| I/O, V <sub>REF</sub>    | 6    | P122  | P31   | J3                          | 233           |

# XC2S50 Device Pinouts (Continued)

| XC2S50 Pad N          | lame |       |       |                             | Bndry |
|-----------------------|------|-------|-------|-----------------------------|-------|
| Function              | Bank | TQ144 | PQ208 | FG256                       | Scan  |
| GND                   | -    | -     | P32   | GND*                        | -     |
| I/O                   | 6    | -     | P33   | K5                          | 236   |
| I/O                   | 6    | -     | P34   | K2                          | 239   |
| I/O                   | 6    | -     | P35   | K1                          | 242   |
| I/O                   | 6    | -     | -     | K3                          | 245   |
| I/O                   | 6    | P121  | P36   | L1                          | 248   |
| I/O                   | 6    | P120  | P37   | L2                          | 251   |
| V <sub>CCINT</sub>    | -    | -     | P38   | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>      | 6    | -     | P39   | V <sub>CCO</sub><br>Bank 6* | -     |
| GND                   | -    | P119  | P40   | GND*                        | -     |
| I/O                   | 6    | P118  | P41   | K4                          | 254   |
| I/O                   | 6    | P117  | P42   | M1                          | 257   |
| I/O                   | 6    | P116  | P43   | L4                          | 260   |
| I/O                   | 6    | -     | -     | M2                          | 263   |
| I/O                   | 6    | -     | P44   | L3                          | 266   |
| I/O, V <sub>REF</sub> | 6    | P115  | P45   | N1                          | 269   |
| GND                   | -    | -     | -     | GND*                        | -     |
| I/O                   | 6    | -     | P46   | P1                          | 272   |
| I/O                   | 6    | -     | -     | L5                          | 275   |
| I/O                   | 6    | P114  | P47   | N2                          | 278   |
| I/O                   | 6    | -     | -     | M4                          | 281   |
| I/O                   | 6    | P113  | P48   | R1                          | 284   |
| I/O                   | 6    | P112  | P49   | М3                          | 287   |
| M1                    |      | P111  | P50   | P2                          | 290   |
| GND                   | -    | P110  | P51   | GND*                        | -     |
| MO                    | -    | P109  | P52   | N3                          | 291   |
| V <sub>CCO</sub>      | 6    | P108  | P53   | V <sub>CCO</sub><br>Bank 6* | -     |
| V <sub>CCO</sub>      | 5    | P107  | P53   | V <sub>CCO</sub><br>Bank 5* | -     |
| M2                    | -    | P106  | P54   | R3                          | 292   |
| I/O                   | 5    | -     | -     | N5                          | 299   |
| I/O                   | 5    | P103  | P57   | T2                          | 302   |
| I/O                   | 5    | -     | -     | P5                          | 305   |
| I/O                   | 5    | -     | P58   | Т3                          | 308   |
| GND                   | -    | -     | -     | GND*                        | -     |
| I/O, V <sub>REF</sub> | 5    | P102  | P59   | T4                          | 311   |
| I/O                   | 5    | -     | P60   | M6                          | 314   |
| I/O                   | 5    | -     | -     | T5                          | 317   |
| I/O                   | 5    | P101  | P61   | N6                          | 320   |
| I/O                   | 5    | P100  | P62   | R5                          | 323   |



# **XC2S150 Device Pinouts**

| XC2S150 Pad           | Name |       |                             |                             | Donalm.       |
|-----------------------|------|-------|-----------------------------|-----------------------------|---------------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Bndry<br>Scan |
| GND                   | -    | P1    | GND*                        | GND*                        | -             |
| TMS                   | -    | P2    | D3                          | D3                          | -             |
| I/O                   | 7    | P3    | C2                          | B1                          | 221           |
| I/O                   | 7    | -     | -                           | E4                          | 224           |
| I/O                   | 7    | -     | -                           | C1                          | 227           |
| I/O                   | 7    | -     | A2                          | F5                          | 230           |
| GND                   | -    | -     | GND*                        | GND*                        | -             |
| I/O                   | 7    | P4    | B1                          | D2                          | 233           |
| I/O                   | 7    | -     | -                           | E3                          | 236           |
| I/O                   | 7    | -     | -                           | F4                          | 239           |
| I/O                   | 7    | -     | E3                          | G5                          | 242           |
| I/O                   | 7    | P5    | D2                          | F3                          | 245           |
| GND                   | -    | -     | GND*                        | GND*                        | -             |
| V <sub>CCO</sub>      | 7    | -     | V <sub>CCO</sub><br>Bank 7* | V <sub>CCO</sub><br>Bank 7* | -             |
| I/O, V <sub>REF</sub> | 7    | P6    | C1                          | E2                          | 248           |
| I/O                   | 7    | P7    | F3                          | E1                          | 251           |
| I/O                   | 7    | -     | -                           | G4                          | 254           |
| I/O                   | 7    | -     | -                           | G3                          | 257           |
| I/O                   | 7    | -     | E2                          | H5                          | 260           |
| I/O                   | 7    | P8    | E4                          | F2                          | 263           |
| I/O                   | 7    | -     | -                           | F1                          | 266           |
| I/O, V <sub>REF</sub> | 7    | P9    | D1                          | H4                          | 269           |
| I/O                   | 7    | P10   | E1                          | G1                          | 272           |
| GND                   | -    | P11   | GND*                        | GND*                        | -             |
| V <sub>cco</sub>      | 7    | P12   | V <sub>CCO</sub><br>Bank 7* | V <sub>CCO</sub><br>Bank 7* | -             |
| V <sub>CCINT</sub>    | -    | P13   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -             |
| I/O                   | 7    | P14   | F2                          | НЗ                          | 275           |
| I/O                   | 7    | P15   | G3                          | H2                          | 278           |
| I/O                   | 7    | -     | -                           | H1                          | 284           |
| I/O                   | 7    | -     | F1                          | J5                          | 287           |
| I/O                   | 7    | P16   | F4                          | J2                          | 290           |
| I/O                   | 7    | -     | -                           | J3                          | 293           |
| I/O                   | 7    | P17   | F5                          | K5                          | 299           |
| I/O                   | 7    | P18   | G2                          | K1                          | 302           |
| GND                   | -    | P19   | GND*                        | GND*                        | -             |
| V <sub>cco</sub>      | 7    | -     | V <sub>CCO</sub><br>Bank 7* | V <sub>CCO</sub><br>Bank 7* | -             |
| I/O, V <sub>REF</sub> | 7    | P20   | НЗ                          | K3                          | 305           |
| I/O                   | 7    | P21   | G4                          | K4                          | 308           |
| I/O                   | 7    | -     | H2                          | L6                          | 311           |

# XC2S150 Device Pinouts (Continued)

| XC2S150 Pad              | Name |       |                             |                             | Bndry |
|--------------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function                 | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| I/O                      | 7    | P22   | G5                          | L1                          | 314   |
| I/O                      | 7    | -     | -                           | L5                          | 317   |
| I/O                      | 7    | P23   | H4                          | L4                          | 320   |
| I/O, IRDY <sup>(1)</sup> | 7    | P24   | G1                          | L3                          | 323   |
| GND                      | -    | P25   | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>         | 7    | P26   | V <sub>CCO</sub><br>Bank 7* | V <sub>CCO</sub><br>Bank 7* | -     |
| V <sub>CCO</sub>         | 6    | P26   | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -     |
| I/O, TRDY <sup>(1)</sup> | 6    | P27   | J2                          | M1                          | 326   |
| $V_{CCINT}$              | -    | P28   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I/O                      | 6    | -     | -                           | M6                          | 332   |
| I/O                      | 6    | P29   | H1                          | М3                          | 335   |
| I/O                      | 6    | -     | J4                          | M4                          | 338   |
| I/O                      | 6    | P30   | J1                          | M5                          | 341   |
| I/O, V <sub>REF</sub>    | 6    | P31   | J3                          | N2                          | 344   |
| V <sub>CCO</sub>         | 6    | -     | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -     |
| GND                      | -    | P32   | GND*                        | GND*                        | -     |
| I/O                      | 6    | P33   | K5                          | N3                          | 347   |
| I/O                      | 6    | P34   | K2                          | N4                          | 350   |
| I/O                      | 6    | -     | -                           | N5                          | 356   |
| I/O                      | 6    | P35   | K1                          | P2                          | 359   |
| I/O                      | 6    | -     | K3                          | P4                          | 362   |
| I/O                      | 6    | -     | -                           | R1                          | 365   |
| I/O                      | 6    | P36   | L1                          | P3                          | 371   |
| I/O                      | 6    | P37   | L2                          | R2                          | 374   |
| V <sub>CCINT</sub>       | -    | P38   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>         | 6    | P39   | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -     |
| GND                      | -    | P40   | GND*                        | GND*                        | -     |
| I/O                      | 6    | P41   | K4                          | T1                          | 377   |
| $I/O, V_{REF}$           | 6    | P42   | M1                          | R4                          | 380   |
| I/O                      | 6    | -     | -                           | T2                          | 383   |
| I/O                      | 6    | P43   | L4                          | U1                          | 386   |
| I/O                      | 6    | -     | M2                          | R5                          | 389   |
| I/O                      | 6    | -     | -                           | V1                          | 392   |
| I/O                      | 6    | -     | -                           | T5                          | 395   |
| I/O                      | 6    | P44   | L3                          | U2                          | 398   |
| I/O, V <sub>REF</sub>    | 6    | P45   | N1                          | Т3                          | 401   |
| V <sub>CCO</sub>         | 6    | -     | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -     |
| GND                      | -    | -     | GND*                        | GND*                        | -     |



# XC2S150 Device Pinouts (Continued)

| Function              |      |       | i .                         | l .                         | <b>Bndry</b> |
|-----------------------|------|-------|-----------------------------|-----------------------------|--------------|
| i unction             | Bank | PQ208 | FG256                       | FG456                       | Scan         |
| I/O                   | 6    | P46   | P1                          | T4                          | 404          |
| I/O                   | 6    | -     | L5                          | W1                          | 407          |
| I/O                   | 6    | -     | -                           | V2                          | 410          |
| I/O                   | 6    | 1     | -                           | U4                          | 413          |
| I/O                   | 6    | P47   | N2                          | Y1                          | 416          |
| GND                   | -    | -     | GND*                        | GND*                        | -            |
| I/O                   | 6    | -     | M4                          | W2                          | 419          |
| I/O                   | 6    | -     | -                           | V3                          | 422          |
| I/O                   | 6    | -     | -                           | V4                          | 425          |
| I/O                   | 6    | P48   | R1                          | Y2                          | 428          |
| I/O                   | 6    | P49   | М3                          | W3                          | 431          |
| M1                    | -    | P50   | P2                          | U5                          | 434          |
| GND                   | -    | P51   | GND*                        | GND*                        | •            |
| MO                    | -    | P52   | N3                          | AB2                         | 435          |
| V <sub>CCO</sub>      | 6    | P53   | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -            |
| V <sub>CCO</sub>      | 5    | P53   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -            |
| M2                    | -    | P54   | R3                          | Y4                          | 436          |
| I/O                   | 5    | -     | -                           | W5                          | 443          |
| I/O                   | 5    | -     | -                           | AB3                         | 446          |
| I/O                   | 5    | -     | N5                          | V7                          | 449          |
| GND                   | -    | -     | GND*                        | GND*                        | -            |
| I/O                   | 5    | P57   | T2                          | Y6                          | 452          |
| I/O                   | 5    | -     | -                           | AA4                         | 455          |
| I/O                   | 5    | -     | -                           | AB4                         | 458          |
| I/O                   | 5    | -     | P5                          | W6                          | 461          |
| I/O                   | 5    | P58   | T3                          | Y7                          | 464          |
| GND                   | -    | -     | GND*                        | GND*                        | -            |
| V <sub>CCO</sub>      | 5    | -     | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -            |
| I/O, V <sub>REF</sub> | 5    | P59   | T4                          | AA5                         | 467          |
| I/O                   | 5    | P60   | M6                          | AB5                         | 470          |
| I/O                   | 5    | -     | -                           | V8                          | 473          |
| I/O                   | 5    | -     | -                           | AA6                         | 476          |
| I/O                   | 5    | -     | T5                          | AB6                         | 479          |
| I/O                   | 5    | P61   | N6                          | AA7                         | 482          |
| I/O                   | 5    | -     | -                           | W7                          | 485          |
| I/O, V <sub>REF</sub> | 5    | P62   | R5                          | W8                          | 488          |
| I/O                   | 5    | P63   | P6                          | Y8                          | 491          |
| GND                   | -    | P64   | GND*                        | GND*                        | -            |

# XC2S150 Device Pinouts (Continued)

| XC2S150 Pad           | Name |       |                             |                             | Bndry |
|-----------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| V <sub>CCO</sub>      | 5    | P65   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| V <sub>CCINT</sub>    | -    | P66   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I/O                   | 5    | P67   | R6                          | AA8                         | 494   |
| I/O                   | 5    | P68   | M7                          | V9                          | 497   |
| I/O                   | 5    | -     | -                           | W9                          | 503   |
| I/O                   | 5    | -     | -                           | AB9                         | 506   |
| I/O                   | 5    | P69   | N7                          | Y9                          | 509   |
| I/O                   | 5    | -     | -                           | V10                         | 512   |
| I/O                   | 5    | P70   | T6                          | W10                         | 518   |
| I/O                   | 5    | P71   | P7                          | AB10                        | 521   |
| GND                   | -    | P72   | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 5    | -     | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| I/O, V <sub>REF</sub> | 5    | P73   | P8                          | Y10                         | 524   |
| I/O                   | 5    | P74   | R7                          | V11                         | 527   |
| I/O                   | 5    | -     | T7                          | W11                         | 530   |
| I/O                   | 5    | P75   | T8                          | AB11                        | 533   |
| I/O                   | 5    | -     | -                           | U11                         | 536   |
| V <sub>CCINT</sub>    | -    | P76   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I, GCK1               | 5    | P77   | R8                          | Y11                         | 545   |
| V <sub>cco</sub>      | 5    | P78   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| V <sub>cco</sub>      | 4    | P78   | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -     |
| GND                   | -    | P79   | GND*                        | GND*                        | -     |
| I, GCK0               | 4    | P80   | N8                          | W12                         | 546   |
| I/O                   | 4    | P81   | N9                          | U12                         | 550   |
| I/O                   | 4    | -     | -                           | V12                         | 553   |
| I/O                   | 4    | P82   | R9                          | Y12                         | 556   |
| I/O                   | 4    | -     | N10                         | AA12                        | 559   |
| I/O                   | 4    | P83   | Т9                          | AB13                        | 562   |
| I/O, V <sub>REF</sub> | 4    | P84   | P9                          | AA13                        | 565   |
| V <sub>cco</sub>      | 4    | -     | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -     |
| GND                   | -    | P85   | GND*                        | GND*                        | -     |
| I/O                   | 4    | P86   | M10                         | Y13                         | 568   |
| I/O                   | 4    | P87   | R10                         | V13                         | 571   |
| I/O                   | 4    | -     | -                           | W14                         | 577   |
| I/O                   | 4    | P88   | P10                         | AA14                        | 580   |
| I/O                   | 4    | -     | -                           | V14                         | 583   |
| I/O                   | 4    | -     | -                           | Y14                         | 586   |
| I/O                   | 4    | P89   | T10                         | AB15                        | 592   |



# **XC2S200 Device Pinouts**

| XC2S200 Pag           | l Name |       |                             |                             | Bndry |
|-----------------------|--------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank   | PQ208 | FG256                       | FG456                       | Scan  |
| GND                   | -      | P1    | GND*                        | GND*                        | -     |
| TMS                   | -      | P2    | D3                          | D3                          | -     |
| I/O                   | 7      | P3    | C2                          | B1                          | 257   |
| I/O                   | 7      | -     | -                           | E4                          | 263   |
| I/O                   | 7      | -     | -                           | C1                          | 266   |
| I/O                   | 7      | -     | A2                          | F5                          | 269   |
| GND                   | -      | -     | GND*                        | GND*                        | -     |
| I/O, V <sub>REF</sub> | 7      | P4    | B1                          | D2                          | 272   |
| I/O                   | 7      | -     | -                           | E3                          | 275   |
| I/O                   | 7      | -     | -                           | F4                          | 281   |
| GND                   | -      | -     | GND*                        | GND*                        | -     |
| I/O                   | 7      | -     | E3                          | G5                          | 284   |
| I/O                   | 7      | P5    | D2                          | F3                          | 287   |
| GND                   | -      | -     | GND*                        | GND*                        | •     |
| V <sub>cco</sub>      | 7      | -     | V <sub>CCO</sub><br>Bank 7* | V <sub>CCO</sub><br>Bank 7* | -     |
| I/O, V <sub>REF</sub> | 7      | P6    | C1                          | E2                          | 290   |
| I/O                   | 7      | P7    | F3                          | E1                          | 293   |
| I/O                   | 7      | -     | -                           | G4                          | 296   |
| I/O                   | 7      | -     | -                           | G3                          | 299   |
| I/O                   | 7      | -     | E2                          | H5                          | 302   |
| GND                   | -      | -     | GND*                        | GND*                        | -     |
| I/O                   | 7      | P8    | E4                          | F2                          | 305   |
| I/O                   | 7      | -     | -                           | F1                          | 308   |
| I/O, V <sub>REF</sub> | 7      | P9    | D1                          | H4                          | 314   |
| I/O                   | 7      | P10   | E1                          | G1                          | 317   |
| GND                   | -      | P11   | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 7      | P12   | V <sub>CCO</sub><br>Bank 7* | V <sub>CCO</sub><br>Bank 7* | -     |
| V <sub>CCINT</sub>    | -      | P13   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I/O                   | 7      | P14   | F2                          | H3                          | 320   |
| I/O                   | 7      | P15   | G3                          | H2                          | 323   |
| I/O                   | 7      | -     | -                           | J4                          | 326   |
| I/O                   | 7      | -     | -                           | H1                          | 329   |
| I/O                   | 7      | -     | F1                          | J5                          | 332   |
| GND                   | -      | -     | GND*                        | GND*                        | -     |
| I/O                   | 7      | P16   | F4                          | J2                          | 335   |
| I/O                   | 7      | -     | -                           | J3                          | 338   |
| I/O                   | 7      | -     | -                           | J1                          | 341   |
| I/O                   | 7      | P17   | F5                          | K5                          | 344   |
| I/O                   | 7      | P18   | G2                          | K1                          | 347   |
| GND                   | -      | P19   | GND*                        | GND*                        | -     |

# XC2S200 Device Pinouts (Continued)

| Function         Bank         PQ208         FG256         FG456         Scan           VCCO         7         -         VCCO<br>Bank 7*         VCCO<br>Bank 7*         -           I/O, VREF         7         P20         H3         K3         350           I/O         7         P21         G4         K4         353           I/O         7         -         -         K2         359           I/O         7         -         -         K2         359           I/O         7         -         -         K2         359           I/O         7         -         -         L5         368           I/O         7         P22         G5         L1         365           I/O         7         P23         H4         L4         374           I/O, IRDY(1)         7         P24         G1         L3         377           GND         -         P25         GND*         GND*         -           VCCO         Bank 6*         Bank 6*         Bank 6*         Bank 6*         Bank 6*         Pank 6*         Pank 6*         Pank 6*         Pank 6*         Pank 6*         Pank 6*  | XC2S200 Pad              | Name |       |                      |                             | Bndry |
|--|--------------------------|------|-------|----------------------|-----------------------------|-------|
|  | Function                 | Bank | PQ208 | FG256                | FG456                       | _     |
| I/O  | V <sub>CCO</sub>         | 7    | -     |                      | V <sub>CCO</sub><br>Bank 7* | -     |
| I/O  | I/O, V <sub>REF</sub>    | 7    | P20   | НЗ                   | K3                          | 350   |
| I/O  | I/O                      | 7    | P21   | G4                   | K4                          | 353   |
| I/O  | I/O                      | 7    | -     | -                    | K2                          | 359   |
| I/O  | I/O                      | 7    | -     | H2                   | L6                          | 362   |
| I/O  | I/O                      | 7    | P22   | G5                   | L1                          | 365   |
| I/O,   IRDY(1)   | I/O                      | 7    | -     | -                    | L5                          | 368   |
| Signal   |                          | 7    | P23   | H4                   | L4                          | 374   |
| Vcco         7         P26         Vcco Bank 7*         Vcco Bank 7*         -           Vcco         6         P26         Vcco Bank 6*         -         -           I/O, TRDY <sup>(1)</sup> 6         P27         J2         M1         380           Vccint         -         P28         Vccint*         Vccint*         -           I/O         6         -         -         M6         389           I/O         6         P29         H1         M3         392           I/O         6         P29         H1         M3         392           I/O         6         P29         H1         M3         392           I/O         6         -         J4         M4         395           I/O         6         P30         J1         M5         404           I/O         6         P31         J3         N2         407           Vcco         6         P31         J3         N2         407           Vcco         6         P31         J3         N2         407           Vcco         6         P33         K5         N3         410           I/  | I/O, IRDY <sup>(1)</sup> | 7    | P24   | G1                   | L3                          | 377   |
| VCCO         6         P26         VCCO Bank 6*         VCCO Bank 6*         PCCO BANK 6*         PCCOINT*         VCCINT*         PCCOINT*         PCCOINT*         PCCINT*         PCC   | GND                      | -    | P25   | GND*                 | GND*                        | -     |
| Bank 6*   Bank 6*   Bank 6*       I/O, TRDY(1)   6   P27   J2   M1   380     V_{CCINT}   - P28   V_{CCINT}*   V_{CCINT}*   -     I/O   6   -   M6   389     I/O   6   P29   H1   M3   392     I/O   6   -   J4   M4   395     I/O   6   P30   J1   M5   404     I/O, V_{REF}   6   P31   J3   N2   407     V_{CCO}   6   -   V_{CCO}   Bank 6*     GND   - P32   GND*   GND*   -     I/O   6   P34   K2   N4   413     I/O   6   P35   K1   P2   422     GND   -   GND*   GND*   -     I/O   6   P35   K1   P2   422     GND   -   GND*   GND*   -     I/O   6   P35   K1   P2   422     GND   -   GND*   GND*   -     I/O   6   P36   L1   P3   434     I/O   6   P37   L2   R2   437     V_{CCINT}   - P38   V_{CCINT}*   V_{CCO}   Bank 6*     GND   -   P38   V_{CCINT}*   V_{CCINT}*   -     V_{CCO}   6   P39   V_{CCO}   Bank 6*     GND   -   P40   GND*   GND*   -     I/O   6   P41   K4   T1   440     I/O   6   P41   K4   T1   440     I/O   FA1   FA1   FA1   FA1   FA1     I/O   FA1   FA1   FA1   FA1   FA1   FA1   FA1     I/O   FA1   FA1   FA1   FA1   FA1   FA1   FA1     I/O   FA1     I/O   FA1   FA | V <sub>cco</sub>         | 7    | P26   |                      |                             | -     |
| VCCINT         -         P28         VCCINT*         VCCINT*         -           I/O         6         -         -         M6         389           I/O         6         P29         H1         M3         392           I/O         6         P29         H1         M3         392           I/O         6         -         J4         M4         395           I/O         6         -         J4         M4         395           I/O         6         -         J4         M4         395           I/O         6         P30         J1         M5         404           I/O         6         P31         J3         N2         407           Vcco         6         P31         J3         N2         407           Vcco         6         P32         GND*         GND*         -           I/O         6         P33         K5         N3         410           I/O         6         P34         K2         N4         413           I/O         6         P35         K1         P2         422           GND         -         N5   | V <sub>cco</sub>         | 6    | P26   |                      |                             | -     |
| I/O         6         -         -         M6         389           I/O         6         P29         H1         M3         392           I/O         6         -         J4         M4         395           I/O         6         -         -         N1         398           I/O         6         P30         J1         M5         404           I/O         6         P31         J3         N2         407           Vcco         6         P31         J3         N2         407           Vcco         Bank 6*         Bank 6*         Pa07         Pa08         Pa07         Pan8         Pan  | I/O, TRDY <sup>(1)</sup> | 6    | P27   | J2                   | M1                          | 380   |
| I/O         6         -         -         M6         389           I/O         6         P29         H1         M3         392           I/O         6         -         J4         M4         395           I/O         6         -         -         N1         398           I/O         6         P30         J1         M5         404           I/O         6         P31         J3         N2         407           Vcco         6         P31         J3         N2         407           Vcco         Bank 6*         Bank 6*         Pa07         Pa08         Pa07         Pan8         Pan  | V <sub>CCINT</sub>       | -    | P28   | V <sub>CCINT</sub> * | V <sub>CCINT</sub> *        | -     |
| I/O         6         -         J4         M4         395           I/O         6         -         -         N1         398           I/O         6         P30         J1         M5         404           I/O         6         P31         J3         N2         407           Vcco         6         P31         J3         N2         407           Vcco         Bank 6*         P         407         407         407           Vcco         Bank 6*         Au         407         408         407         408         408         409         409         409         409         409         409         409         409         409         409         409         409         409         409         409         409         409   |                          | 6    | -     | -                    | M6                          | 389   |
| I/O         6         -         -         N1         398           I/O         6         P30         J1         M5         404           I/O, V <sub>REF</sub> 6         P31         J3         N2         407           V <sub>CCO</sub> 6         P31         J3         N2         407           V <sub>CCO</sub> Bank 6*         P         V <sub>CCO</sub> P         Autor         Autor<   | I/O                      | 6    | P29   | H1                   | М3                          | 392   |
| I/O       6       P30       J1       M5       404         I/O, V <sub>REF</sub> 6       P31       J3       N2       407         V <sub>CCO</sub> 6       P31       J3       N2       407         V <sub>CCO</sub> 8ank 6*       Pado   | I/O                      | 6    | -     | J4                   | M4                          | 395   |
| I/O, V_REF   6   | I/O                      | 6    | -     | -                    | N1                          | 398   |
| Vcco         6         -         Vcco Bank 6*         Vcco Bank 6*         -           GND         -         P32         GND*         GND*         -           I/O         6         P33         K5         N3         410           I/O         6         P34         K2         N4         413           I/O         6         -         -         P1         416           I/O         6         -         -         P1         416           I/O         6         -         -         N5         419           I/O         6         P35         K1         P2         422           GND         -         -         GND*         -           I/O         6         -         K3         P4         425           I/O         6         -         -         R1         428           I/O         6         P36         L1         P3         434           I/O         6         P37         L2         R2         437           Vccint         -         P38         Vccint*         Vccint*         -           Vcco         Bank 6*         Bank 6*<   | I/O                      | 6    | P30   | J1                   | M5                          | 404   |
| Bank 6* Bank 6*  | I/O, V <sub>REF</sub>    | 6    | P31   | J3                   | N2                          | 407   |
| I/O       6       P33       K5       N3       410         I/O       6       P34       K2       N4       413         I/O       6       -       -       P1       416         I/O       6       -       -       N5       419         I/O       6       P35       K1       P2       422         GND       -       -       GND*       -         I/O       6       -       -       K3       P4       425         I/O       6       -       -       R1       428         I/O       6       P36       L1       P3       434         I/O       6       P36       L1       P3       434         I/O       6       P37       L2       R2       437         VCCINT       -       P38       VCCINT*       VCCINT*       -         VCCO       6       P39       VCCO       Bank 6*       -         GND       -       P40       GND*       -       -         I/O       6       P41       K4       T1       440  | V <sub>CCO</sub>         | 6    | -     |                      |                             | -     |
| I/O       6       P34       K2       N4       413         I/O       6       -       -       P1       416         I/O       6       -       -       N5       419         I/O       6       P35       K1       P2       422         GND       -       -       GND*       -         I/O       6       -       K3       P4       425         I/O       6       -       -       R1       428         I/O       6       -       -       P5       431         I/O       6       P36       L1       P3       434         I/O       6       P37       L2       R2       437         VCCINT       -       P38       VCINT*       VCCINT*       -         VCCO       6       P39       VCCO       VCCO       Bank 6*         GND       -       P40       GND*       GND*       -         I/O       6       P41       K4       T1       440  | GND                      | -    | P32   | GND*                 | GND*                        | -     |
| I/O       6       -       -       P1       416         I/O       6       -       -       N5       419         I/O       6       P35       K1       P2       422         GND       -       -       GND*       -       -         I/O       6       -       -       K3       P4       425         I/O       6       -       -       R1       428         I/O       6       -       -       P5       431         I/O       6       P36       L1       P3       434         I/O       6       P37       L2       R2       437         VCCINT       -       P38       VCCINT*       VCCINT*       -         VCCO       6       P39       VCCO       VCCO       Bank 6*         GND       -       P40       GND*       GND*       -         I/O       6       P41       K4       T1       440   | I/O                      | 6    | P33   | K5                   | N3                          | 410   |
| I/O       6       -       -       N5       419         I/O       6       P35       K1       P2       422         GND       -       -       GND*       -         I/O       6       -       K3       P4       425         I/O       6       -       -       R1       428         I/O       6       -       -       P5       431         I/O       6       P36       L1       P3       434         I/O       6       P37       L2       R2       437         VCCINT       -       P38       VCCINT*       VCCINT*       -         VCCO       Bank 6*       Bank 6*       Bank 6*       -       Bank 6*       -         GND       -       P40       GND*       GND*       -       -         I/O       6       P41       K4       T1       440  | I/O                      | 6    | P34   | K2                   | N4                          | 413   |
| I/O       6       P35       K1       P2       422         GND       -       -       GND*       GND*       -         I/O       6       -       K3       P4       425         I/O       6       -       -       R1       428         I/O       6       -       -       P5       431         I/O       6       P36       L1       P3       434         I/O       6       P37       L2       R2       437         VCCINT       -       P38       VCCINT*       VCCINT*       -         VCCO       6       P39       VCCO<br>Bank 6*       VCCO<br>Bank 6*       -       -         GND       -       P40       GND*       GND*       -         I/O       6       P41       K4       T1       440  | I/O                      | 6    | -     | -                    | P1                          | 416   |
| GND - GND* GND* - I/O 6 - K3 P4 425 I/O 6 - K3 P4 425 I/O 6 - R1 428 I/O 6 - P5 431 I/O 6 P36 L1 P3 434 I/O 6 P37 L2 R2 437 VCCINT - P38 VCCINT* VCCINT* - VCCO Bank 6* Bank 6* GND - P40 GND* GND* - I/O 6 P41 K4 T1 440  | I/O                      | 6    | -     | -                    | N5                          | 419   |
| I/O       6       -       K3       P4       425         I/O       6       -       -       R1       428         I/O       6       -       -       P5       431         I/O       6       P36       L1       P3       434         I/O       6       P37       L2       R2       437         VCCINT       -       P38       VCCINT*       VCCINT*       -         VCCO       6       P39       VCCO<br>Bank 6*       VCCO<br>Bank 6*       -       -         GND       -       P40       GND*       GND*       -         I/O       6       P41       K4       T1       440  | I/O                      | 6    | P35   | K1                   | P2                          | 422   |
| I/O       6       -       -       R1       428         I/O       6       -       -       P5       431         I/O       6       P36       L1       P3       434         I/O       6       P37       L2       R2       437         V <sub>CCINT</sub> -       P38       V <sub>CCINT</sub> *       V <sub>CCINT</sub> *       -         V <sub>CCO</sub> 6       P39       V <sub>CCO</sub> Bank 6*       V <sub>CCO</sub> Bank 6*       -         GND       -       P40       GND*       GND*       -         I/O       6       P41       K4       T1       440  | GND                      | -    | -     | GND*                 | GND*                        | -     |
| I/O     6     -     -     P5     431       I/O     6     P36     L1     P3     434       I/O     6     P37     L2     R2     437       V <sub>CCINT</sub> -     P38     V <sub>CCINT</sub> *     V <sub>CCINT</sub> *     -       V <sub>CCO</sub> 6     P39     V <sub>CCO</sub> V <sub>CCO</sub> Bank 6*     -       GND     -     P40     GND*     GND*     -       I/O     6     P41     K4     T1     440   | I/O                      | 6    | -     | K3                   | P4                          | 425   |
| I/O     6     P36     L1     P3     434       I/O     6     P37     L2     R2     437       V <sub>CCINT</sub> -     P38     V <sub>CCINT</sub> *     V <sub>CCINT</sub> *     -       V <sub>CCO</sub> 6     P39     V <sub>CCO</sub> Bank 6*     V <sub>CCO</sub> Bank 6*     -       GND     -     P40     GND*     GND*     -       I/O     6     P41     K4     T1     440  | I/O                      | 6    | -     | -                    | R1                          | 428   |
| I/O         6         P37         L2         R2         437           V <sub>CCINT</sub> -         P38         V <sub>CCINT</sub> *         V <sub>CCINT</sub> *         -           V <sub>CCO</sub> 6         P39         V <sub>CCO</sub> V <sub>CCO</sub> Bank 6*         -           GND         -         P40         GND*         GND*         -           I/O         6         P41         K4         T1         440  | I/O                      | 6    | -     | -                    | P5                          | 431   |
| VCCINT         -         P38         VCCINT*         VCCINT*         -           VCCO         6         P39         VCCO Bank 6*         VCCO Bank 6*         -           GND         -         P40         GND*         GND*         -           I/O         6         P41         K4         T1         440  | I/O                      | 6    | P36   | L1                   | P3                          | 434   |
| VCCO         6         P39         VCCO Bank 6*         VCCO Bank 6*         -           GND         -         P40         GND*         GND*         -           I/O         6         P41         K4         T1         440   | I/O                      | 6    | P37   | L2                   | R2                          | 437   |
| V <sub>CCO</sub> 6         P39         V <sub>CCO</sub> Bank 6*         V <sub>CCO</sub> Bank 6*         -           GND         -         P40         GND*         GND*         -           I/O         6         P41         K4         T1         440   | V <sub>CCINT</sub>       | -    | P38   | V <sub>CCINT</sub> * | V <sub>CCINT</sub> *        | -     |
| I/O 6 P41 K4 T1 440  |                          | 6    | P39   | V <sub>CCO</sub>     | V <sub>cco</sub>            | -     |
|  | GND                      | -    | P40   | GND*                 | GND*                        | -     |
| I/O, V <sub>REF</sub> 6 P42 M1 R4 443  | I/O                      | 6    | P41   | K4                   | T1                          | 440   |
| ··-·   | I/O, V <sub>REF</sub>    | 6    | P42   | M1                   | R4                          | 443   |



# XC2S200 Device Pinouts (Continued)

| XC2S200 Pad              | Name |       |                             |                             | Bndry |
|--------------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function                 | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| V <sub>CCO</sub>         | 3    | P117  | V <sub>CCO</sub><br>Bank 3* | V <sub>CCO</sub><br>Bank 3* | -     |
| V <sub>CCINT</sub>       | -    | P118  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | ı     |
| I/O (D5)                 | 3    | P119  | M16                         | R21                         | 833   |
| I/O                      | 3    | P120  | K14                         | P18                         | 836   |
| I/O                      | 3    | -     | -                           | R22                         | 839   |
| I/O                      | 3    | -     | -                           | P19                         | 842   |
| I/O                      | 3    | -     | L16                         | P20                         | 845   |
| GND                      | -    | -     | GND*                        | GND*                        | -     |
| I/O                      | 3    | P121  | K13                         | P21                         | 848   |
| I/O                      | 3    | -     | -                           | N19                         | 851   |
| I/O                      | 3    | -     | -                           | P22                         | 854   |
| I/O                      | 3    | P122  | L15                         | N18                         | 857   |
| I/O                      | 3    | P123  | K12                         | N20                         | 860   |
| GND                      | -    | P124  | GND*                        | GND*                        | 1     |
| V <sub>CCO</sub>         | 3    | -     | V <sub>CCO</sub><br>Bank 3* | V <sub>CCO</sub><br>Bank 3* | ı     |
| I/O, V <sub>REF</sub>    | 3    | P125  | K16                         | N21                         | 863   |
| I/O (D4)                 | 3    | P126  | J16                         | N22                         | 866   |
| I/O                      | 3    | -     | -                           | M17                         | 872   |
| I/O                      | 3    | -     | J14                         | M19                         | 875   |
| I/O                      | 3    | P127  | K15                         | M20                         | 878   |
| I/O                      | 3    | -     | -                           | M18                         | 881   |
| V <sub>CCINT</sub>       | -    | P128  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I/O, TRDY <sup>(1)</sup> | 3    | P129  | J15                         | M22                         | 890   |
| V <sub>CCO</sub>         | 3    | P130  | V <sub>CCO</sub><br>Bank 3* | V <sub>CCO</sub><br>Bank 3* | -     |
| V <sub>CCO</sub>         | 2    | P130  | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                      | -    | P131  | GND*                        | GND*                        | -     |
| I/O, IRDY <sup>(1)</sup> | 2    | P132  | H16                         | L20                         | 893   |
| I/O                      | 2    | P133  | H14                         | L17                         | 896   |
| I/O                      | 2    | -     | -                           | L18                         | 902   |
| I/O                      | 2    | P134  | H15                         | L21                         | 905   |
| I/O                      | 2    | -     | J13                         | L22                         | 908   |
| I/O                      | 2    |       |                             | K19                         | 911   |
| I/O (D3)                 | 2    | P135  | G16                         | K20                         | 917   |
| I/O, V <sub>REF</sub>    | 2    | P136  | H13                         | K21                         | 920   |
| V <sub>CCO</sub>         | 2    | -     | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                      | -    | P137  | GND*                        | GND*                        | -     |
| I/O                      | 2    | P138  | G14                         | K22                         | 923   |
| I/O                      | 2    | P139  | G15                         | J21                         | 926   |

# XC2S200 Device Pinouts (Continued)

| XC2S200 Pad           | Name |       |                             |                             | Bndry |
|-----------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| I/O                   | 2    | -     | -                           | K18                         | 929   |
| I/O                   | 2    | -     | -                           | J20                         | 932   |
| I/O                   | 2    | P140  | G12                         | J18                         | 935   |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 2    | -     | F16                         | J22                         | 938   |
| I/O                   | 2    | -     | -                           | J19                         | 941   |
| I/O                   | 2    | -     | -                           | H21                         | 944   |
| I/O                   | 2    | P141  | G13                         | H19                         | 947   |
| I/O (D2)              | 2    | P142  | F15                         | H20                         | 950   |
| V <sub>CCINT</sub>    | -    | P143  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>      | 2    | P144  | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                   | -    | P145  | GND*                        | GND*                        | -     |
| I/O (D1)              | 2    | P146  | E16                         | H22                         | 953   |
| I/O, V <sub>REF</sub> | 2    | P147  | F14                         | H18                         | 956   |
| I/O                   | 2    | -     | -                           | G21                         | 962   |
| I/O                   | 2    | P148  | D16                         | G18                         | 965   |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 2    | -     | F12                         | G20                         | 968   |
| I/O                   | 2    | -     | -                           | G19                         | 971   |
| I/O                   | 2    | -     | -                           | F22                         | 974   |
| I/O                   | 2    | P149  | E15                         | F19                         | 977   |
| I/O, V <sub>REF</sub> | 2    | P150  | F13                         | F21                         | 980   |
| V <sub>cco</sub>      | 2    | -     | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 2    | P151  | E14                         | F20                         | 983   |
| I/O                   | 2    | -     | C16                         | F18                         | 986   |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 2    | -     | -                           | E22                         | 989   |
| I/O                   | 2    | -     | -                           | E21                         | 995   |
| I/O, V <sub>REF</sub> | 2    | P152  | E13                         | D22                         | 998   |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 2    | -     | B16                         | E20                         | 1001  |
| I/O                   | 2    | -     | -                           | D21                         | 1004  |
| I/O                   | 2    | -     | -                           | C22                         | 1007  |
| I/O (DIN, D0)         | 2    | P153  | D14                         | D20                         | 1013  |
| I/O (DOUT,<br>BUSY)   | 2    | P154  | C15                         | C21                         | 1016  |
| CCLK                  | 2    | P155  | D15                         | B22                         | 1019  |
| V <sub>CCO</sub>      | 2    | P156  | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |



# XC2S200 Device Pinouts (Continued)

| Function         Bank         PQ208         FG256         FG456         Scan           VCCO         1         P156         VCCO Bank 1*         VCCO Bank 1*         -           TDO         2         P157         B14         A21         -           GND         -         P158         GND*         GND*         -           TDI         -         P159         A15         B20         -           I/O         1         P160         B13         C19         0           I/O         1         P160         B13         C19         0           I/O         1         P160         B13         C19         0           I/O         1         -         -         B19         9           I/O         1         -         -         B19         9           I/O         1         -         -         C18         12           I/O         1         -         -         C18         12           I/O         1         P162         A14         A19         18           I/O         1         P162         A14         A19         18           I/O  | XC2S200 Pad           | Name |      |                      |                             | Bndry |
|---|-----------------------|------|------|----------------------|-----------------------------|-------|
| Bank 1* Bank 1*   Bank 1*   TDO   2   P157   B14   A21   -  | Function              | Bank |      | FG256                |                             |       |
| GND - P158 GND* GND* - TDI - P159 A15 B20 - I/O (\overline{\text{VCS}}) 1 P160 B13 C19 0 I/O (\overline{\text{WRITE}}) 1 P161 C13 A20 3 I/O 1 - B19 9 I/O 1 - C18 12 I/O 1 - C18 12 I/O 1 - C12 D17 15 GND - GND* GND* - I/O, V_{REF} 1 P162 A14 A19 18 I/O 1 - B18 21 I/O 1 - C17 30 I/O 1 P163 B12 D16 33 GND - GND* GND* - V_{CCO} Bank 1* B12 D16 33 GND - GND* GND* - V_{CCO} Bank 1* B17 39 I/O 1 P165 A13 B17 39 I/O 1 P165 A13 B17 39 I/O 1 - E15 42 I/O 1 - C15 45 I/O 1 P166 A12 C16 51 I/O 1 P166 A12 C16 51 I/O 1 P168 B11 A16 63 GND - C10 GND* GND* - I/O 1 P168 B11 A16 63 GND - P169 GND* GND* - C10 GND* GND* GND* - C10 GND* GND* GND* - C10 GND* GND* GND* GND* GND* GND* GND* GND* | V <sub>CCO</sub>      | 1    | P156 |                      | V <sub>CCO</sub><br>Bank 1* | -     |
| TDI - P159 A15 B20 -  I/O (\overline{\text{VCS}}) 1 P160 B13 C19 0 I/O (\overline{\text{WRITE}}) 1 P161 C13 A20 3 I/O 1 - B19 9 I/O 1 - C18 12 I/O 1 - C12 D17 15 GND - GND* GND* -  I/O, V_{REF} 1 P162 A14 A19 18 I/O 1 - B18 21 I/O 1 - B18 33 GND - GND* GND* -  V_{CCO} Bank 1* B12 D16 33 GND - GND* GND* -  I/O, V_{REF} 1 P164 C11 A18 36 I/O 1 P165 A13 B17 39 I/O 1 - E15 42 I/O 1 - B15 42 I/O 1 - B16 A12 C16 51 I/O 1 P166 A12 C16 51 I/O 1 P168 B11 A16 63 GND - GND* GND* -  I/O 1 P168 B11 A16 63 GND - P169 GND* GND* -  V_{CCO} Bank 1* B14 A16 63 GND - P169 GND* GND* -  V_{CCO} Bank 1* B14 A16 63 GND - P169 GND* GND* -  V_{CCO} Bank 1* B14 A16 63 GND - P169 GND* GND* -  V_{CCO} Bank 1* B14 A16 63 GND - P169 GND* GND* -  V_{CCO} Bank 1* B14 A16 63 GND - P169 GND* GND* -  V_{CCO} Bank 1* B14 A16 63 GND - P169 GND* GND* -  V_{CCO} Bank 1* B15 69 I/O 1 P173 C10 B15 69 I/O 1 - E13 72 I/O 1 - E13 72 I/O 1 - E13 72   | TDO                   | 2    | P157 | B14                  | A21                         | -     |
|   | GND                   | -    | P158 | GND*                 | GND*                        | -     |
|   | TDI                   | -    | P159 | A15                  | B20                         | -     |
| I/O   | I/O ( <del>CS</del> ) | 1    | P160 | B13                  | C19                         | 0     |
| I/O   | I/O (WRITE)           | 1    | P161 | C13                  | A20                         | 3     |
| I/O   | I/O                   | 1    | -    | -                    | B19                         | 9     |
| GND - GND* GND* - I/O, V <sub>REF</sub> 1 P162 A14 A19 18 I/O 1 - B18 21 I/O 1 - B16 27 I/O 1 - E16 27 I/O 1 - D12 C17 30 I/O 1 P163 B12 D16 33 GND - GND* GND* - V <sub>CCO</sub> Bank 1* B17 39 I/O 1 P165 A13 B17 39 I/O 1 - CE15 42 I/O 1 - CE15 48 GND - CE0 GND* GND* - CE15 I/O I/O 1 - CE15 I/O 1 CE15 I/O I/O 1 - CE15 I/O 1 CE15 I/O I/O 1 CE15 I/O 1 CE15 I/O 1 CE15 I/O I/O 1 CE15 I/O 1 CE15 I/O 1 CE15 I/O I/O 1 CE15 I/O 1 CE15 I/O 1 CE15 I/O I/O 1 CE15 I/O I/O 1 CE15 I/O  | I/O                   | 1    | -    | -                    | C18                         | 12    |
| I/O, V_REF  | I/O                   | 1    | -    | C12                  | D17                         | 15    |
| I/O   | GND                   | -    | -    | GND*                 | GND*                        | -     |
| I/O   | I/O, V <sub>REF</sub> | 1    | P162 | A14                  | A19                         | 18    |
| I/O   | I/O                   | 1    | -    | -                    | B18                         | 21    |
| I/O   | I/O                   | 1    | -    | -                    | E16                         | 27    |
| GND GND* GND* - VCCO Bank 1* VCCO Bank 1* E15  | I/O                   | 1    | -    | D12                  | C17                         | 30    |
| VCCO         1         -         VCCO Bank 1* PCCO Bank 1*         -  | I/O                   | 1    | P163 | B12                  | D16                         | 33    |
| Bank 1* Bank 1*   | GND                   | -    | -    | GND*                 | GND*                        | -     |
| I/O   | V <sub>CCO</sub>      | 1    | -    |                      | V <sub>CCO</sub><br>Bank 1* | -     |
| I/O   | I/O, V <sub>REF</sub> | 1    | P164 | C11                  | A18                         | 36    |
| I/O   | I/O                   | 1    | P165 | A13                  | B17                         | 39    |
| I/O   | I/O                   | 1    | -    | -                    | E15                         | 42    |
| GND GND* GND*   | I/O                   | 1    | -    | -                    | A17                         | 45    |
| I/O         1         P166         A12         C16         51           I/O         1         -         -         D14         54           I/O, V <sub>REF</sub> 1         P167         E11         E14         60           I/O         1         P168         B11         A16         63           GND         -         P169         GND*         GND*         -           Vcco         1         P170         Vcco<br>Bank 1*         Vcco<br>Bank 1*         -           Vccint         -         P171         Vccint*         -         -           I/O         1         P172         A11         C15         66           I/O         1         P173         C10         B15         69           I/O         1         -         -         E13         72           I/O         1         -         -         A15         75   | I/O                   | 1    | -    | D11                  | D15                         | 48    |
| I/O       1       -       -       D14       54         I/O, V <sub>REF</sub> 1       P167       E11       E14       60         I/O       1       P168       B11       A16       63         GND       -       P169       GND*       GND*       -         V <sub>CCO</sub> 1       P170       V <sub>CCO</sub> Bank 1*       V <sub>CCO</sub> Bank 1*       -         V <sub>CCINT</sub> -       P171       V <sub>CCINT</sub> *       V <sub>CCINT</sub> *       -         I/O       1       P172       A11       C15       66         I/O       1       P173       C10       B15       69         I/O       1       -       -       E13       72         I/O       1       -       -       A15       75   | GND                   | -    | -    | GND*                 | GND*                        | -     |
| I/O, V <sub>REF</sub> 1       P167       E11       E14       60         I/O       1       P168       B11       A16       63         GND       -       P169       GND*       GND*       -         Vcco       1       P170       V <sub>CCO</sub> Bank 1*       V <sub>CCO</sub> Bank 1*       -         VCCINT       -       P171       V <sub>CCINT</sub> *       V <sub>CCINT</sub> *       -         I/O       1       P172       A11       C15       66         I/O       1       P173       C10       B15       69         I/O       1       -       -       E13       72         I/O       1       -       -       A15       75  | I/O                   | 1    | P166 | A12                  | C16                         | 51    |
| I/O         1         P168         B11         A16         63           GND         -         P169         GND*         GND*         -           V <sub>CCO</sub> 1         P170         V <sub>CCO</sub> Bank 1*         V <sub>CCO</sub> Bank 1*         -           V <sub>CCINT</sub> -         P171         V <sub>CCINT</sub> *         V <sub>CCINT</sub> *         -           I/O         1         P172         A11         C15         66           I/O         1         P173         C10         B15         69           I/O         1         -         -         E13         72           I/O         1         -         -         A15         75  | I/O                   | 1    | -    | -                    | D14                         | 54    |
| GND - P169 GND* GND* -  VCCO 1 P170 VCCO Bank 1* Sank 1*  VCCINT - P171 VCCINT* VCCINT* -  I/O 1 P172 A11 C15 66  I/O 1 P173 C10 B15 69  I/O 1 - E13 72  I/O 1 - A15 75   | I/O, V <sub>REF</sub> | 1    | P167 | E11                  | E14                         | 60    |
| VCCO         1         P170         VCCO Bank 1*         VCCO Bank 1*         -           VCCINT         -         P171         VCCINT*         VCCINT*         -           I/O         1         P172         A11         C15         66           I/O         1         P173         C10         B15         69           I/O         1         -         -         E13         72           I/O         1         -         -         A15         75   | I/O                   | 1    | P168 | B11                  | A16                         | 63    |
| Bank 1* Bank 1*   VCCINT   - P171   VCCINT*   VCCINT*   -   P172   A11   C15   66     O   1   P173   C10   B15   69     O   1   -   E13   72   I/O   1   -   A15   75   | GND                   | -    | P169 | GND*                 | GND*                        | -     |
| I/O         1         P172         A11         C15         66           I/O         1         P173         C10         B15         69           I/O         1         -         -         E13         72           I/O         1         -         -         A15         75   | V <sub>CCO</sub>      | 1    | P170 |                      |                             | -     |
| I/O     1     P172     A11     C15     66       I/O     1     P173     C10     B15     69       I/O     1     -     -     E13     72       I/O     1     -     -     A15     75   | V <sub>CCINT</sub>    | -    | P171 | V <sub>CCINT</sub> * | V <sub>CCINT</sub> *        | -     |
| I/O 1 E13 72<br>I/O 1 A15 75  | I/O                   | 1    | P172 | A11                  | C15                         | 66    |
| I/O 1 A15 75  | I/O                   | 1    | P173 | C10                  | B15                         | 69    |
|   | I/O                   | 1    | -    | -                    | E13                         | 72    |
| 1/0 1 540 70  | I/O                   | 1    | -    | -                    | A15                         | 75    |
| <u>                                      </u>   | I/O                   | 1    | -    | -                    | F12                         | 78    |
| GND GND* GND* -   | GND                   | -    | -    | GND*                 | GND*                        | -     |
| I/O 1 P174 B10 C14 81   | I/O                   | 1    | P174 | B10                  | C14                         | 81    |
| I/O 1 B14 84  | I/O                   | 1    | -    | -                    | B14                         | 84    |
| I/O 1 - A14 87  | I/O                   | 1    | -    | -                    | A14                         | 87    |

# XC2S200 Device Pinouts (Continued)

| XC2S200 Pad           | Name |       |                             | Bndry                       |      |
|-----------------------|------|-------|-----------------------------|-----------------------------|------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan |
| I/O                   | 1    | P175  | D10                         | D13                         | 90   |
| I/O                   | 1    | P176  | A10                         | C13                         | 93   |
| GND                   | -    | P177  | GND*                        | GND*                        | -    |
| V <sub>CCO</sub>      | 1    | -     | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -    |
| I/O, V <sub>REF</sub> | 1    | P178  | B9                          | B13                         | 96   |
| I/O                   | 1    | P179  | E10                         | E12                         | 99   |
| I/O                   | 1    | -     | -                           | A13                         | 105  |
| I/O                   | 1    | -     | A9                          | B12                         | 108  |
| I/O                   | 1    | P180  | D9                          | D12                         | 111  |
| I/O                   | 1    | -     | -                           | C12                         | 114  |
| I/O                   | 1    | P181  | A8                          | D11                         | 120  |
| I, GCK2               | 1    | P182  | C9                          | A11                         | 126  |
| GND                   | -    | P183  | GND*                        | GND*                        | -    |
| V <sub>CCO</sub>      | 1    | P184  | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -    |
| V <sub>CCO</sub>      | 0    | P184  | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -    |
| I, GCK3               | 0    | P185  | B8                          | C11                         | 127  |
| V <sub>CCINT</sub>    | -    | P186  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -    |
| I/O                   | 0    | -     | -                           | E11                         | 137  |
| I/O                   | 0    | P187  | A7                          | A10                         | 140  |
| I/O                   | 0    | -     | D8                          | B10                         | 143  |
| I/O                   | 0    | -     | -                           | F11                         | 146  |
| I/O                   | 0    | P188  | A6                          | C10                         | 152  |
| I/O, V <sub>REF</sub> | 0    | P189  | B7                          | A9                          | 155  |
| V <sub>CCO</sub>      | 0    | -     | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -    |
| GND                   | -    | P190  | GND*                        | GND*                        | -    |
| I/O                   | 0    | P191  | C8                          | В9                          | 158  |
| I/O                   | 0    | P192  | D7                          | E10                         | 161  |
| I/O                   | 0    | -     | -                           | C9                          | 164  |
| I/O                   | 0    | -     | -                           | D10                         | 167  |
| I/O                   | 0    | P193  | E7                          | A8                          | 170  |
| GND                   | -    | -     | GND*                        | GND*                        | -    |
| I/O                   | 0    | -     | -                           | D9                          | 173  |
| I/O                   | 0    | -     | -                           | B8                          | 176  |
| I/O                   | 0    | -     | -                           | C8                          | 179  |
| I/O                   | 0    | P194  | C7                          | E9                          | 182  |
| I/O                   | 0    | P195  | B6                          | A7                          | 185  |
| V <sub>CCINT</sub>    | -    | P196  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -    |
| V <sub>CCO</sub>      | 0    | P197  | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -    |



# XC2S200 Device Pinouts (Continued)

| XC2S200 Pag           | d Name |       |                             |                             | Bndry |
|-----------------------|--------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank   | PQ208 | FG256                       | FG456                       | Scan  |
| GND                   | -      | P198  | GND*                        | GND*                        | -     |
| I/O                   | 0      | P199  | A5                          | B7                          | 188   |
| I/O, V <sub>REF</sub> | 0      | P200  | C6                          | E8                          | 191   |
| I/O                   | 0      | -     | -                           | D8                          | 197   |
| I/O                   | 0      | P201  | B5                          | C7                          | 200   |
| GND                   | -      | -     | GND*                        | GND*                        | -     |
| I/O                   | 0      | -     | D6                          | D7                          | 203   |
| I/O                   | 0      | -     | -                           | В6                          | 206   |
| I/O                   | 0      | -     | -                           | A5                          | 209   |
| I/O                   | 0      | P202  | A4                          | D6                          | 212   |
| I/O, V <sub>REF</sub> | 0      | P203  | B4                          | C6                          | 215   |
| V <sub>CCO</sub>      | 0      | -     | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -     |
| GND                   | -      | -     | GND*                        | GND*                        | -     |
| I/O                   | 0      | P204  | E6                          | B5                          | 218   |
| I/O                   | 0      | -     | D5                          | E7                          | 221   |
| I/O                   | 0      | -     | -                           | A4                          | 224   |
| I/O                   | 0      | -     | -                           | E6                          | 230   |
| I/O, V <sub>REF</sub> | 0      | P205  | A3                          | B4                          | 233   |
| GND                   | -      | -     | GND*                        | GND*                        | -     |
| I/O                   | 0      | -     | C5                          | А3                          | 236   |
| I/O                   | 0      | -     | -                           | В3                          | 239   |
| I/O                   | 0      | -     | -                           | D5                          | 242   |
| I/O                   | 0      | P206  | В3                          | C5                          | 248   |
| TCK                   | -      | P207  | C4                          | C4                          | -     |
| V <sub>CCO</sub>      | 0      | P208  | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -     |
| V <sub>CCO</sub>      | 7      | P208  | V <sub>CCO</sub><br>Bank 7* | V <sub>CCO</sub><br>Bank 7* | -     |

#### 04/18/01

#### Notes:

- IRDY and TRDY can only be accessed when using Xilinx PCI cores.
- Pads labelled GND\*, V<sub>CCINT</sub>\*, V<sub>CCO</sub> Bank 0\*, V<sub>CCO</sub> Bank 1\*, V<sub>CCO</sub> Bank 2\*, V<sub>CCO</sub> Bank 3\*, V<sub>CCO</sub> Bank 4\*, V<sub>CCO</sub> Bank 5\*, V<sub>CCO</sub> Bank 6\*, V<sub>CCO</sub> Bank 7\* are internally bonded to independent ground or power planes within the package.
- 3. See "VCCO Banks" for details on V<sub>CCO</sub> banking.

### **Additional XC2S200 Package Pins**

#### PQ208

| Not Connected Pins |     |   |   |   |   |
|--------------------|-----|---|---|---|---|
| P55                | P56 | - | - | - | - |
| 11/02/00           |     |   |   |   |   |

#### FG256

| FG230                        |                              |                     |           |    |     |  |
|------------------------------|------------------------------|---------------------|-----------|----|-----|--|
|                              | V <sub>CCINT</sub> Pins      |                     |           |    |     |  |
| C3                           | C14                          | D4                  | D13       | E5 | E12 |  |
| M5                           | M12                          | N4                  | N13       | P3 | P14 |  |
|                              | V <sub>CCO</sub> Bank 0 Pins |                     |           |    |     |  |
| E8                           | F8                           | -                   | -         | -  | -   |  |
|                              |                              | V <sub>CCO</sub> Ba | nk 1 Pins |    |     |  |
| E9                           | F9                           | -                   | -         | -  | -   |  |
|                              |                              | V <sub>CCO</sub> Ba | nk 2 Pins |    |     |  |
| H11                          | H12                          | -                   | -         | -  | -   |  |
|                              |                              | V <sub>CCO</sub> Ba | nk 3 Pins |    |     |  |
| J11                          | J12                          | -                   | -         | -  | -   |  |
| V <sub>CCO</sub> Bank 4 Pins |                              |                     |           |    |     |  |
| L9                           | M9                           | -                   | -         | -  | -   |  |
| V <sub>CCO</sub> Bank 5 Pins |                              |                     |           |    |     |  |
| L8                           | M8                           | -                   | -         | -  | -   |  |
| V <sub>CCO</sub> Bank 6 Pins |                              |                     |           |    |     |  |
| J5                           | J6                           | -                   | -         | -  | -   |  |
| V <sub>CCO</sub> Bank 7 Pins |                              |                     |           |    |     |  |
| H5                           | H6                           | -                   | -         | -  | -   |  |
|                              | GND Pins                     |                     |           |    |     |  |
| A1                           | A16                          | B2                  | B15       | F6 | F7  |  |
| F10                          | F11                          | G6                  | G7        | G8 | G9  |  |
| G10                          | G11                          | H7                  | H8        | H9 | H10 |  |
| J7                           | J8                           | J9                  | J10       | K6 | K7  |  |
| K8                           | K9                           | K10                 | K11       | L6 | L7  |  |
| L10                          | L11                          | R2                  | R15       | T1 | T16 |  |
| Not Connected Pins           |                              |                     |           |    |     |  |
| P4                           | R4                           | -                   | -         | -  | -   |  |



# Additional XC2S200 Package Pins (Continued)

11/02/00

#### FG456

| V <sub>CCINT</sub> Pins      |                              |                     |           |     |     |
|------------------------------|------------------------------|---------------------|-----------|-----|-----|
| E5                           | E18                          | F6                  | F17       | G7  | G8  |
| G9                           | G14                          | G15                 | G16       | H7  | H16 |
| J7                           | J16                          | P7                  | P16       | R7  | R16 |
| T7                           | T8                           | Т9                  | T14       | T15 | T16 |
| U6                           | U17                          | V5                  | V18       | -   | -   |
|                              |                              | V <sub>CCO</sub> Ba | nk 0 Pins |     |     |
| F7                           | F8                           | F9                  | F10       | G10 | G11 |
|                              | •                            | V <sub>CCO</sub> Ba | nk 1 Pins |     | •   |
| F13                          | F14                          | F15                 | F16       | G12 | G13 |
| V <sub>CCO</sub> Bank 2 Pins |                              |                     |           |     |     |
| G17                          | H17                          | J17                 | K16       | K17 | L16 |
| V <sub>CCO</sub> Bank 3 Pins |                              |                     |           |     |     |
| M16                          | N16                          | N17                 | P17       | R17 | T17 |
|                              | V <sub>CCO</sub> Bank 4 Pins |                     |           |     |     |
| T12                          | T13                          | U13                 | U14       | U15 | U16 |
| V <sub>CCO</sub> Bank 5 Pins |                              |                     |           |     |     |
| T10                          | T11                          | U7                  | U8        | U9  | U10 |
| V <sub>CCO</sub> Bank 6 Pins |                              |                     |           |     |     |
| M7                           | N6                           | N7                  | P6        | R6  | T6  |
| V <sub>CCO</sub> Bank 7 Pins |                              |                     |           |     |     |

# Additional XC2S200 Package Pins (Continued)

| G6                 | H6  | J6   | K6   | K7  | L7   |  |
|--------------------|-----|------|------|-----|------|--|
| GND Pins           |     |      |      |     |      |  |
| A1                 | A22 | B2   | B21  | C3  | C20  |  |
| J9                 | J10 | J11  | J12  | J13 | J14  |  |
| K9                 | K10 | K11  | K12  | K13 | K14  |  |
| L9                 | L10 | L11  | L12  | L13 | L14  |  |
| M9                 | M10 | M11  | M12  | M13 | M14  |  |
| N9                 | N10 | N11  | N12  | N13 | N14  |  |
| P9                 | P10 | P11  | P12  | P13 | P14  |  |
| Y3                 | Y20 | AA2  | AA21 | AB1 | AB22 |  |
| Not Connected Pins |     |      |      |     |      |  |
| A2                 | A6  | A12  | B11  | B16 | C2   |  |
| D1                 | D4  | D18  | D19  | E17 | E19  |  |
| G2                 | G22 | L2   | L19  | M2  | M21  |  |
| R3                 | R20 | U3   | U18  | V6  | W4   |  |
| W19                | Y5  | Y22  | AA1  | AA3 | AA11 |  |
| AA16               | AB7 | AB12 | AB21 | -   | -    |  |
| 44/02/00           |     |      |      |     |      |  |

11/02/00

# **Revision History**

| Version | Dete     | Description  |
|---------|----------|--|
| No.     | Date     | Description  |
| 2.0     | 09/18/00 | Sectioned the Spartan-II Family data sheet into four modules. Corrected all known errors in the pinout tables.   |
| 2.1     | 10/04/00 | Added notes requiring PWDN to be tied to V <sub>CCINT</sub> when unused.   |
| 2.2     | 11/02/00 | Removed the Power Down feature.  |
| 2.3     | 03/05/01 | Added notes on pinout tables for IRDY and TRDY.  |
| 2.4     | 04/30/01 | Reinstated XC2S50 V <sub>CCO</sub> Bank 7, GND, and "not connected" pins missing in version 2.3.   |
| 2.5     | 09/03/03 | Added caution about Not Connected Pins to XC2S30 pinout tables on page 76.   |
| 2.8     | 06/13/08 | Added "Package Overview" section. Added notes to clarify shared V <sub>CCO</sub> banks. Updated description and links. Updated all modules for continuous page, figure, and table numbering. Synchronized all modules to v2.8. |