# E·XFL

#### AMD Xilinx - XC2S100-6TQG144C Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | 600  |
| Number of Logic Elements/Cells | 2700   |
| Total RAM Bits                 | 40960  |
| Number of I/O                  | 92   |
| Number of Gates                | 100000   |
| Voltage - Supply               | 2.375V ~ 2.625V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 144-LQFP   |
| Supplier Device Package        | 144-TQFP (20x20)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc2s100-6tqg144c |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Spartan-II Product Availability**

Table 2 shows the maximum user I/Os available on the device and the number of user I/Os available for each device/package combination. The four global clock pins are usable as additional user I/Os when not used as a global clock pin. These pins are not included in user I/O counts.

#### Table 2: Spartan-II FPGA User I/O Chart(1)

|         |                     |                 | Available User I/O According to Package Type |                 |                 |                 |                 |
|---------|---------------------|-----------------|--|-----------------|-----------------|-----------------|-----------------|
| Device  | Maximum<br>User I/O | VQ100<br>VQG100 | TQ144<br>TQG144                              | CS144<br>CSG144 | PQ208<br>PQG208 | FG256<br>FGG256 | FG456<br>FGG456 |
| XC2S15  | 86                  | 60              | 86   | (Note 2)        | -               | -               | -               |
| XC2S30  | 92                  | 60              | 92   | 92              | (Note 2)        | -               | -               |
| XC2S50  | 176                 | -               | 92   | -               | 140             | 176             | -               |
| XC2S100 | 176                 | -               | 92   | -               | 140             | 176             | (Note 2)        |
| XC2S150 | 260                 | -               | -  | -               | 140             | 176             | 260             |
| XC2S200 | 284                 | -               | -  | -               | 140             | 176             | 284             |

#### Notes:

1. All user I/O counts do not include the four global clock/user input pins.

2. Discontinued by PDN2004-01.

The three IOB registers function either as edge-triggered D-type flip-flops or as level-sensitive latches. Each IOB has a clock signal (CLK) shared by the three registers and independent Clock Enable (CE) signals for each register. In addition to the CLK and CE control signals, the three registers share a Set/Reset (SR). For each register, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

A feature not shown in the block diagram, but controlled by the software, is polarity control. The input and output buffers and all of the IOB control signals have independent polarity controls.

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration all outputs not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs may optionally be pulled up.

| Table | 3: | Standards | Supported | by I/O | (Typical | Values) |
|-------|----|-----------|-----------|--------|----------|---------|
|-------|----|-----------|-----------|--------|----------|---------|

| I/O Standard                  | Input<br>Reference<br>Voltage<br>(V <sub>REF</sub> ) | Output<br>Source<br>Voltage<br>(V <sub>CCO</sub> ) | Board<br>Termination<br>Voltage<br>(V <sub>TT</sub> ) |
|-------------------------------|--|--|---|
| LVTTL (2-24 mA)               | N/A  | 3.3  | N/A   |
| LVCMOS2                       | N/A  | 2.5  | N/A   |
| PCI (3V/5V,<br>33 MHz/66 MHz) | N/A  | 3.3  | N/A   |
| GTL                           | 0.8  | N/A  | 1.2   |
| GTL+                          | 1.0  | N/A  | 1.5   |
| HSTL Class I                  | 0.75   | 1.5  | 0.75  |
| HSTL Class III                | 0.9  | 1.5  | 1.5   |
| HSTL Class IV                 | 0.9  | 1.5  | 1.5   |
| SSTL3 Class I<br>and II       | 1.5  | 3.3  | 1.5   |
| SSTL2 Class I<br>and II       | 1.25   | 2.5  | 1.25  |
| СТТ                           | 1.5  | 3.3  | 1.5   |
| AGP-2X                        | 1.32   | 3.3  | N/A   |

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration. All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5V compliance, and one that does not. For 5V compliance, a zener-like structure connected to ground turns on when the output rises to approximately 6.5V. When 5V compliance is not required, a conventional clamp diode may be connected to the output supply voltage, V<sub>CCO</sub>. The type of over-voltage protection can be selected independently for each pad.

All Spartan-II FPGA IOBs support IEEE 1149.1-compatible boundary scan testing.

#### Input Path

A buffer In the Spartan-II FPGA IOB input path routes the input signal either directly to internal logic or through an optional input flip-flop.

An optional delay element at the D-input of this flip-flop eliminates pad-to-pad hold time. The delay is matched to the internal clock-distribution delay of the FPGA, and when used, assures that the pad-to-pad hold time is zero.

Each input buffer can be configured to conform to any of the low-voltage signaling standards supported. In some of these standards the input buffer utilizes a user-supplied threshold voltage,  $V_{REF}$ . The need to supply  $V_{REF}$  imposes constraints on which standards can used in close proximity to each other. See "I/O Banking," page 9.

There are optional pull-up and pull-down resistors at each input for use after configuration.

#### **Output Path**

The output path includes a 3-state output buffer that drives the output signal onto the pad. The output signal can be routed to the buffer directly from the internal logic or through an optional IOB output flip-flop.

The 3-state control of the output can also be routed directly from the internal logic or through a flip-flip that provides synchronous enable and disable.

Each output driver can be individually programmed for a wide range of low-voltage signaling standards. Each output buffer can source up to 24 mA and sink up to 48 mA. Drive strength and slew rate controls minimize bus transients.

In most signaling standards, the output high voltage depends on an externally supplied V<sub>CCO</sub> voltage. The need to supply V<sub>CCO</sub> imposes constraints on which standards can be used in close proximity to each other. See "I/O Banking".

An optional weak-keeper circuit is connected to each output. When selected, the circuit monitors the voltage on the pad and weakly drives the pin High or Low to match the input signal. If the pin is connected to a multiple-source signal, the weak keeper holds the signal in its last state if all Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, one per LC. These paths provide extra data input lines or additional local routing that does not consume logic resources.

#### Arithmetic Logic

Dedicated carry logic provides capability for high-speed arithmetic functions. The Spartan-II FPGA CLB supports two separate carry chains, one per slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementation.

The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

#### **BUFT**s

Each Spartan-II FPGA CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. See "Dedicated Routing," page 12. Each Spartan-II FPGA BUFT has an independent 3-state control pin and an independent input pin.

#### **Block RAM**

Spartan-II FPGAs incorporate several large block RAM memories. These complement the distributed RAM Look-Up Tables (LUTs) that provide shallow memory structures implemented in CLBs.

Block RAM memory blocks are organized in columns. All Spartan-II devices contain two such columns, one along each vertical edge. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Spartan-II device eight CLBs high will contain two memory blocks per column, and a total of four blocks.

Table 5: Spartan-II Block RAM Amounts

| Spartan-II<br>Device | # of Blocks | Total Block RAM<br>Bits |
|----------------------|-------------|-------------------------|
| XC2S15               | 4           | 16K                     |
| XC2S30               | 6           | 24K                     |
| XC2S50               | 8           | 32K                     |
| XC2S100              | 10          | 40K                     |
| XC2S150              | 12          | 48K                     |
| XC2S200              | 14          | 56K                     |

Each block RAM cell, as illustrated in Figure 5, is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.



Figure 5: Dual-Port Block RAM

Table 6 shows the depth and width aspect ratios for the block RAM.

| Table | 6 <sup>.</sup> | Block | RAM | Port  | Aspect | Ratios |
|-------|----------------|-------|-----|-------|--------|--------|
| Table | υ.             | DIOCK |     | 1 011 | Aspece | nanos  |

| Width | Depth | ADDR Bus   | Data Bus   |
|-------|-------|------------|------------|
| 1     | 4096  | ADDR<11:0> | DATA<0>    |
| 2     | 2048  | ADDR<10:0> | DATA<1:0>  |
| 4     | 1024  | ADDR<9:0>  | DATA<3:0>  |
| 8     | 512   | ADDR<8:0>  | DATA<7:0>  |
| 16    | 256   | ADDR<7:0>  | DATA<15:0> |

The Spartan-II FPGA block RAM also includes dedicated routing to provide an efficient interface with both CLBs and other block RAMs.

## **Programmable Routing Matrix**

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Spartan-II routing architecture and its place-and-route software were defined in a single optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.

## **∑**XILINX<sup>®</sup>

Figure 9 is a diagram of the Spartan-II family boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.





#### **Bit Sequence**

The bit sequence within each IOB is: In, Out, 3-State. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contributes all three bits.

From a cavity-up view of the chip (as shown in the FPGA Editor), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 10.

BSDL (Boundary Scan Description Language) files for Spartan-II family devices are available on the Xilinx website, in the <u>Downloads</u> area.

| Bit 0 ( TDO end)<br>Bit 1<br>Bit 2 | TDO.T<br>TDO.O<br>{ Top-edge IOBs (Right to Left) |
|------------------------------------|---|
|                                    | Left-edge IOBs (Top to Bottom)                    |
|                                    | MODE.I  |
|                                    | Bottom-edge IOBs (Left to Right)                  |
| ▼ (TDI end)                        | Right-edge IOBs (Bottom to Top)                   |

DS001\_10\_032300



## **Development System**

Spartan-II FPGAs are supported by the Xilinx ISE<sup>®</sup> development tools. The basic methodology for Spartan-II FPGA design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation, while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under a single graphical interface, providing designers with a common user interface regardless of their choice of entry and verification tools. The software simplifies the selection of implementation options with pull-down menus and on-line help.

For HDL design entry, the Xilinx FPGA development system provides interfaces to several synthesis design environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Spartan-II FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The design environment supports hierarchical design entry. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical design, thus allowing the most convenient entry method to be used for each portion of the design.

#### **Design Implementation**

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF netlist for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floorplanning.

The implementation software incorporates timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

## **Design Verification**

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the netlist for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the static timing analyzer.

For in-circuit debugging, the development system includes a download cable, which connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can read back the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.

## **BUFGDLL Pin Descriptions**

Use the BUFGDLL macro as the simplest way to provide zero propagation delay for a high-fanout on-chip clock from an external input. This macro uses the IBUFG, CLKDLL and BUFG primitives to implement the most basic DLL application as shown in Figure 25.



Figure 25: BUFGDLL Block Diagram

This macro does not provide access to the advanced clock domain controls or to the clock multiplication or clock division features of the DLL. This macro also does not provide access to the RST or LOCKED pins of the DLL. For access to these features, a designer must use the DLL primitives described in the following sections.

#### Source Clock Input — I

The I pin provides the user source clock, the clock signal on which the DLL operates, to the BUFGDLL. For the BUFGDLL macro the source clock frequency must fall in the low frequency range as specified in the data sheet. The BUFGDLL requires an external signal source clock. Therefore, only an external input port can source the signal that drives the BUFGDLL I pin.

#### Clock Output — O

The clock output pin O represents a delay-compensated version of the source clock (I) signal. This signal, sourced by a global clock buffer BUFG primitive, takes advantage of the dedicated global clock routing resources of the device.

The output clock has a 50/50 duty cycle unless you deactivate the duty cycle correction property.

## **CLKDLL Primitive Pin Descriptions**

The library CLKDLL primitives provide access to the complete set of DLL features needed when implementing more complex applications with the DLL.

#### Source Clock Input — CLKIN

The CLKIN pin provides the user source clock (the clock signal on which the DLL operates) to the DLL. The CLKIN frequency must fall in the ranges specified in the data sheet. A global clock buffer (BUFG) driven from another CLKDLL

or one of the global clock input buffers (IBUFG) on the same edge of the device (top or bottom) must source this clock signal.

#### Feedback Clock Input — CLKFB

The DLL requires a reference or feedback signal to provide the delay-compensated output. Connect only the CLK0 or CLK2X DLL outputs to the feedback clock input (CLKFB) pin to provide the necessary feedback to the DLL. Either a global clock buffer (BUFG) or one of the global clock input buffers (IBUFG) on the same edge of the device (top or bottom) must source this clock signal.

If an IBUFG sources the CLKFB pin, the following special rules apply.

- 1. An external input port must source the signal that drives the IBUFG I pin.
- The CLK2X output must feed back to the device if both the CLK0 and CLK2X outputs are driving off chip devices.
- 3. That signal must directly drive only OBUFs and nothing else.

These rules enable the software to determine which DLL clock output sources the CLKFB pin.

#### Reset Input — RST

When the reset pin RST activates, the LOCKED signal deactivates within four source clock cycles. The RST pin, active High, must either connect to a dynamic signal or be tied to ground. As the DLL delay taps reset to zero, glitches can occur on the DLL clock output pins. Activation of the RST pin can also severely affect the duty cycle of the clock output pins. Furthermore, the DLL output clocks no longer deskew with respect to one another. The DLL must be reset when the input clock frequency changes, if the device is reconfigured in Boundary-Scan mode, if the device undergoes a hot swap, and after the device is configured if the input clock is not stable during the startup sequence.

#### 2x Clock Output — CLK2X

The output pin CLK2X provides a frequency-doubled clock with an automatic 50/50 duty-cycle correction. Until the CLKDLL has achieved lock, the CLK2X output appears as a 1x version of the input clock with a 25/75 duty cycle. This behavior allows the DLL to lock on the correct edge with respect to source clock. This pin is not available on the CLKDLLHF primitive.

#### Clock Divide Output — CLKDV

The clock divide output pin CLKDV provides a lower frequency version of the source clock. The CLKDV\_DIVIDE property controls CLKDV such that the source clock is divided by N where N is either 1.5, 2, 2.5, 3, 4, 5, 8, or 16.

This feature provides automatic duty cycle correction. The CLKDV output pin has a 50/50 duty cycle for all values of the

## Startup Delay Property

This property, STARTUP\_WAIT, takes on a value of TRUE or FALSE (the default value). When TRUE the Startup Sequence following device configuration is paused at a user-specified point until the DLL locks. <u>XAPP176</u>: *Configuration and Readback of the Spartan-II and Spartan-IIE Families* explains how this can result in delaying the assertion of the DONE pin until the DLL locks.

#### **DLL Location Constraints**

The DLLs are distributed such that there is one DLL in each corner of the device. The location constraint LOC, attached to the DLL primitive with the numeric identifier 0, 1, 2, or 3, controls DLL location. The orientation of the four DLLs and their corresponding clock resources appears in Figure 27.

The LOC property uses the following form.

LOC = DLL2



Figure 27: Orientation of DLLs

## **Design Considerations**

Use the following design considerations to avoid pitfalls and improve success designing with Xilinx devices.

#### Input Clock

The output clock signal of a DLL, essentially a delayed version of the input clock signal, reflects any instability on the input clock in the output waveform. For this reason the quality of the DLL input clock relates directly to the quality of the output clock waveforms generated by the DLL. The DLL input clock requirements are specified in the "DLL Timing Parameters" section of the data sheet.

In most systems a crystal oscillator generates the system clock. The DLL can be used with any commercially available quartz crystal oscillator. For example, most crystal oscillators produce an output waveform with a frequency tolerance of 100 PPM, meaning 0.01 percent change in the clock period. The DLL operates reliably on an input waveform with a frequency drift of up to 1 ns — orders of magnitude in excess of that needed to support any crystal oscillator in the industry. However, the cycle-to-cycle jitter must be kept to less than 300 ps in the low frequencies and 150 ps for the high frequencies.

#### Input Clock Changes

Changing the period of the input clock beyond the maximum drift amount requires a manual reset of the CLKDLL. Failure to reset the DLL will produce an unreliable lock signal and output clock.

It is possible to stop the input clock in a way that has little impact to the DLL. Stopping the clock should be limited to less than approximately 100  $\mu$ s to keep device cooling to a minimum and maintain the validity of the current tap setting. The clock should be stopped during a Low phase, and when restored the full High period should be seen. During this time LOCKED will stay High and remain High when the clock is restored. If these conditions may not be met in the design, apply a manual reset to the DLL after re-starting the input clock, even if the LOCKED signal has not changed.

When the clock is stopped, one to four more clocks will still be observed as the delay line is flushed. When the clock is restarted, the output clocks will not be observed for one to four clocks as the delay line is filled. The most common case will be two or three clocks.

In a similar manner, a phase shift of the input clock is also possible. The phase shift will propagate to the output one to four clocks after the original shift, with no disruption to the CLKDLL control.

#### **Output Clocks**

As mentioned earlier in the DLL pin descriptions, some restrictions apply regarding the connectivity of the output pins. The DLL clock outputs can drive an OBUF, a global clock buffer BUFG, or route directly to destination clock pins. The only BUFGs that the DLL clock outputs can drive are the two on the same edge of the device (top or bottom). One DLL output can drive more than one OBUF; however, this adds skew.

Do not use the DLL output clock signals until after activation of the LOCKED signal. Prior to the activation of the LOCKED signal, the DLL output clocks are not valid and can exhibit glitches, spikes, or other spurious movement.

## **Using Block RAM Features**

The Spartan-II FPGA family provides dedicated blocks of on-chip, true dual-read/write port synchronous RAM, with 4096 memory cells. Each port of the block RAM memory can be independently configured as a read/write port, a read port, a write port, and can be configured to a specific data width. The block RAM memory offers new capabilities allowing the FPGA designer to simplify designs.

## **Operating Modes**

Block RAM memory supports two operating modes.

- Read Through
- Write Back

#### Read Through (One Clock Edge)

The read address is registered on the read port clock edge and data appears on the output after the RAM access time. Some memories may place the latch/register at the outputs depending on the desire to have a faster clock-to-out versus setup time. This is generally considered to be an inferior solution since it changes the read operation to an asynchronous function with the possibility of missing an address/control line transition during the generation of the read pulse clock.

#### Write Back (One Clock Edge)

The write address is registered on the write port clock edge and the data input is written to the memory and mirrored on the write port input.

## **Block RAM Characteristics**

- 1. All inputs are registered with the port clock and have a setup to clock timing specification.
- 2. All outputs have a read through or write back function depending on the state of the port WE pin. The outputs relative to the port clock are available after the clock-to-out timing specification.
- 3. The block RAM are true SRAM memories and do not have a combinatorial path from the address to the output. The LUT cells in the CLBs are still available with this function.
- 4. The ports are completely independent from each other (*i.e.*, clocking, control, address, read/write function, and data width) without arbitration.
- 5. A write operation requires only one clock edge.
- 6. A read operation requires only one clock edge.

The output ports are latched with a self timed circuit to guarantee a glitch free read. The state of the output port will not change until the port executes another read or write operation.

#### **Library Primitives**

Figure 31 and Figure 32 show the two generic library block RAM primitives. Table 11 describes all of the available primitives for synthesis and simulation.



DS001\_31\_061200





DS001\_32\_061200

Figure 32: Single-Port Block RAM Memory

#### Table 11: Available Library Primitives

| Primitive    | Port A Width | Port B Width |
|--------------|--------------|--------------|
| RAMB4_S1     | 1            | N/A          |
| RAMB4_S1_S1  |              | 1            |
| RAMB4_S1_S2  |              | 2            |
| RAMB4_S1_S4  |              | 4            |
| RAMB4_S1_S8  |              | 8            |
| RAMB4_S1_S16 |              | 16           |
| RAMB4_S2     | 2            | N/A          |
| RAMB4_S2_S2  |              | 2            |
| RAMB4_S2_S4  |              | 4            |
| RAMB4_S2_S8  |              | 8            |
| RAMB4_S2_S16 |              | 16           |

At the third rising edge of CLKA, the  $T_{BCCS}$  parameter is violated with two writes to memory location 0x0F. The DOA and DOB busses reflect the contents of the DIA and DIB busses, but the stored value at 0x7E is invalid.

At the fourth rising edge of CLKA, a read operation is performed at memory location 0x0F and invalid data is present on the DOA bus. Port B also executes a read operation to memory location 0x0F and also reads invalid data.

At the fifth rising edge of CLKA a read operation is performed that does not violate the  $T_{BCCS}$  parameter to the previous write of 0x7E by Port B. THe DOA bus reflects the recently written value by Port B.

#### Initialization

The block RAM memory can initialize during the device configuration sequence. The 16 initialization properties of 64 hex values each (a total of 4096 bits) set the initialization of each RAM. These properties appear in Table 14. Any initialization properties not explicitly set configure as zeros. Partial initialization strings pad with zeros. Initialization strings greater than 64 hex values generate an error. The RAMs can be simulated with the initialization values using generics in VHDL simulators and parameters in Verilog simulators.

#### **Initialization in VHDL**

The block RAM structures may be initialized in VHDL for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the VHDL code uses a generic to pass the initialization.

## **Initialization in Verilog**

The block RAM structures may be initialized in Verilog for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the Verilog code uses a defparam to pass the initialization.

#### **Block Memory Generation**

The CORE Generator<sup>™</sup> software generates memory structures using the block RAM features. This program outputs VHDL or Verilog simulation code templates and an EDIF file for inclusion in a design.

|--|

| Property | Memory Cells |
|----------|--------------|
| INIT_00  | 255 to 0     |
| INIT_01  | 511 to 256   |
| INIT_02  | 767 to 512   |
| INIT_03  | 1023 to 768  |
| INIT_04  | 1279 to 1024 |

|  | Table | 14: | RAM | Initialization | Pro | perties |
|--|-------|-----|-----|----------------|-----|---------|
|--|-------|-----|-----|----------------|-----|---------|

| Property | Memory Cells |
|----------|--------------|
| INIT_05  | 1535 to 1280 |
| INIT_06  | 1791 to 1536 |
| INIT_07  | 2047 to 1792 |
| INIT_08  | 2303 to 2048 |
| INIT_09  | 2559 to 2304 |
| INIT_0a  | 2815 to 2560 |
| INIT_0b  | 3071 to 2816 |
| INIT_0c  | 3327 to 3072 |
| INIT_0d  | 3583 to 3328 |
| INIT_0e  | 3839 to 3584 |
| INIT_0f  | 4095 to 3840 |

For design examples and more information on using the Block RAM, see <u>XAPP173</u>, Using Block SelectRAM+ Memory in Spartan-II FPGAs.

## **Using Versatile I/O**

The Spartan-II FPGA family includes a highly configurable, high-performance I/O resource called Versatile I/O to provide support for a wide variety of I/O standards. The Versatile I/O resource is a robust set of features including programmable control of output drive strength, slew rate, and input delay and hold time. Taking advantage of the flexibility and Versatile I/O features and the design considerations described in this document can improve and simplify system level design.

## Introduction

As FPGAs continue to grow in size and capacity, the larger and more complex systems designed for them demand an increased variety of I/O standards. Furthermore, as system clock speeds continue to increase, the need for high-performance I/O becomes more important. While chip-to-chip delays have an increasingly substantial impact on overall system speed, the task of achieving the desired system performance becomes more difficult with the proliferation of low-voltage I/O standards. Versatile I/O, the revolutionary input/output resources of Spartan-II devices, has resolved this potential problem by providing a highly configurable, high-performance alternative to the I/O resources of more conventional programmable devices. The Spartan-II FPGA Versatile I/O features combine the flexibility and time-to-market advantages of programmable logic with the high performance previously available only with ASICs and custom ICs.

Each Versatile I/O block can support up to 16 I/O standards. Supporting such a variety of I/O standards allows the

the LOC property is described below. Table 16 summarizes the input standards compatibility requirements.

An optional delay element is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay element by default activates to ensure a zero hold-time requirement. The NODELAY=TRUE property overrides this default.

When the IBUF does not drive a flip-flop within the IOB, the delay element de-activates by default to provide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property.



DS001\_03\_060100

Figure 36: I/O Banks

# Table 16: Xilinx Input Standards CompatibilityRequirements

| Rule 1 | All differential amplifier input signals within a bank are required to be of the same standard.         |
|--------|---|
| Rule 2 | There are no placement restrictions for inputs with standards that require a single-ended input buffer. |

#### IBUFG

Signals used as high fanout clock inputs to the Spartan-II device should drive a global clock input buffer (IBUFG) via an external input port in order to take advantage of one of the four dedicated global clock distribution networks. The output of the IBUFG primitive can only drive a CLKDLL, CLKDLLHF, or a BUFG primitive. The generic IBUFG primitive appears in Figure 37.



DS001\_37\_061200

Figure 37: Global Clock Input Buffer (IBUFG) Primitive

With no extension or property specified for the generic IBUFG primitive, the assumed standard is LVTTL.

The voltage reference signal is "banked" within the Spartan-II device on a half-edge basis such that for all packages there are eight independent  $V_{REF}$  banks internally. See Figure 36 for a representation of the I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a  $V_{REF}$  input.

IBUFG placement restrictions require any differential amplifier input signals within a bank be of the same standard. The LOC property can specify a location for the IBUFG.

As an added convenience, the BUFGP can be used to instantiate a high fanout clock input. The BUFGP primitive represents a combination of the LVTTL IBUFG and BUFG primitives, such that the output of the BUFGP can connect directly to the clock pins throughout the design.

The Spartan-II FPGA BUFGP primitive can only be placed in a global clock pad location. The LOC property can specify a location for the BUFGP.

#### **OBUF**

An OBUF must drive outputs through an external output port. The generic output buffer (OBUF) primitive appears in Figure 38.



DS001\_38\_061200

#### Figure 38: Output Buffer (OBUF) Primitive

With no extension or property specified for the generic OBUF primitive, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.

The LVTTL OBUF additionally can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals. LVTTL output buffers have selectable drive strengths.

The format for LVTTL OBUF primitive names is as follows.

OBUF\_<slew\_rate>\_<drive\_strength>

<slew\_rate> is either F (Fast), or S (Slow) and <drive\_strength> is specified in milliamps (2, 4, 6, 8, 12, 16, or 24). The default is slew rate limited with 12 mA drive.

OBUF placement restrictions require that within a given  $V_{CCO}$  bank each OBUF share the same output source drive voltage. Input buffers of any type and output buffers that do not require  $V_{CCO}$  can be placed within any  $V_{CCO}$  bank. Table 17 summarizes the output compatibility requirements. The LOC property can specify a location for the OBUF.

# Table 17: Output Standards Compatibility Requirements

| Rule 1           | Only outputs with standards which share compatible $\rm V_{\rm CCO}$ may be used within the same bank. |
|------------------|--|
| Rule 2           | There are no placement restrictions for outputs with standards that do not require a $\rm V_{\rm CCO}$ |
| V <sub>CCO</sub> | Compatible Standards   |
| 3.3              | LVTTL, SSTL3_I, SSTL3_II, CTT, AGP, GTL, GTL+, PCI33_3, PCI66_3  |
| 2.5              | SSTL2_I, SSTL2_II, LVCMOS2, GTL, GTL+  |
| 1.5              | HSTL_I, HSTL_III, HSTL_IV, GTL, GTL+   |

#### OBUFT

The generic 3-state output buffer OBUFT, shown in Figure 39, typically implements 3-state outputs or bidirectional I/O.

With no extension or property specified for the generic OBUFT primitive, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.

The LVTTL OBUFT can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

LVTTL 3-state output buffers have selectable drive strengths.

The format for LVTTL OBUFT primitive names is as follows.

OBUFT\_<slew\_rate>\_<drive\_strength>

<slew\_rate> can be either F (Fast), or S (Slow) and <drive\_strength> is specified in milliamps (2, 4, 6, 8, 12, 16, or 24).



DS001\_39\_032300

Figure 39: 3-State Output Buffer Primitive (OBUFT

The Versatile I/O OBUFT placement restrictions require that within a given V<sub>CCO</sub> bank each OBUFT share the same output source drive voltage. Input buffers of any type and output buffers that do not require V<sub>CCO</sub> can be placed within the same V<sub>CCO</sub> bank.

The LOC property can specify a location for the OBUFT.

3-state output buffers and bidirectional buffers can have either a weak pull-up resistor, a weak pull-down resistor, or a weak "keeper" circuit. Control this feature by adding the appropriate primitive to the output net of the OBUFT (PULLUP, PULLDOWN, or KEEPER).

The weak "keeper" circuit requires the input buffer within the IOB to sample the I/O signal. So, OBUFTs programmed for an I/O standard that requires a  $V_{REF}$  have automatic placement of a  $V_{REF}$  in the bank with an OBUFT configured with a weak "keeper" circuit. This restriction does not affect most circuit design as applications using an OBUFT configured with a weak "keeper" typically implement a bidirectional I/O. In this case the IBUF (and the corresponding  $V_{REF}$ ) are explicitly placed.

The LOC property can specify a location for the OBUFT.

#### IOBUF

Use the IOBUF primitive for bidirectional signals that require both an input buffer and a 3-state output buffer with an active high 3-state pin. The generic input/output buffer IOBUF appears in Figure 40.

With no extension or property specified for the generic IOBUF primitive, the assumed standard is LVTTL input buffer and slew rate limited LVTTL with 12 mA drive strength for the output buffer.

The LVTTL IOBUF can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.

LVTTL bidirectional buffers have selectable output drive strengths.

The format for LVTTL IOBUF primitive names is as follows:

ground metallization. The IC internal ground level deviates from the external system ground level for a short duration (a few nanoseconds) after multiple outputs change state simultaneously.

Ground bounce affects stable Low outputs and all inputs because they interpret the incoming signal by comparing it to the internal ground. If the ground bounce amplitude exceeds the actual instantaneous noise margin, then a non-changing input can be interpreted as a short pulse with a polarity opposite to the ground bounce.

Table 18 provides the guidelines for the maximum numberof simultaneously switching outputs allowed per outputpower/ground pair to avoid the effects of ground bounce.Refer to Table 19 for the number of effective outputpower/ground pairs for each Spartan-II device and packagecombination.

# Table 18: Maximum Number of Simultaneously Switching Outputs per Power/Ground Pair

|                                   | Package |               |  |
|-----------------------------------|---------|---------------|--|
| Standard                          | CS, FG  | PQ,<br>TQ, VQ |  |
| LVTTL Slow Slew Rate, 2 mA drive  | 68      | 36            |  |
| LVTTL Slow Slew Rate, 4 mA drive  | 41      | 20            |  |
| LVTTL Slow Slew Rate, 6 mA drive  | 29      | 15            |  |
| LVTTL Slow Slew Rate, 8 mA drive  | 22      | 12            |  |
| LVTTL Slow Slew Rate, 12 mA drive | 17      | 9             |  |
| LVTTL Slow Slew Rate, 16 mA drive | 14      | 7             |  |
| LVTTL Slow Slew Rate, 24 mA drive | 9       | 5             |  |
| LVTTL Fast Slew Rate, 2 mA drive  | 40      | 21            |  |
| LVTTL Fast Slew Rate, 4 mA drive  | 24      | 12            |  |
| LVTTL Fast Slew Rate, 6 mA drive  | 17      | 9             |  |
| LVTTL Fast Slew Rate, 8 mA drive  | 13      | 7             |  |
| LVTTL Fast Slew Rate, 12 mA drive | 10      | 5             |  |
| LVTTL Fast Slew Rate, 16 mA drive | 8       | 4             |  |
| LVTTL Fast Slew Rate, 24 mA drive | 5       | 3             |  |
| LVCMOS2                           | 10      | 5             |  |
| PCI                               | 8       | 4             |  |
| GTL                               | 4       | 4             |  |
| GTL+                              | 4       | 4             |  |
| HSTL Class I                      | 18      | 9             |  |
| HSTL Class III                    | 9       | 5             |  |
| HSTL Class IV                     | 5       | 3             |  |
| SSTL2 Class I                     | 15      | 8             |  |

# Table 18: Maximum Number of SimultaneouslySwitching Outputs per Power/Ground Pair

|                | Package |               |  |
|----------------|---------|---------------|--|
| Standard       | CS, FG  | PQ,<br>TQ, VQ |  |
| SSTL2 Class II | 10      | 5             |  |
| SSTL3 Class I  | 11      | 6             |  |
| SSTL3 Class II | 7       | 4             |  |
| СТТ            | 14      | 7             |  |
| AGP            | 9       | 5             |  |

Notes:

1. This analysis assumes a 35 pF load for each output.

# Table 19: Effective Output Power/Ground Pairs for Spartan-II Devices

|       | Spartan-II Devices |            |            |             |             |             |  |  |
|-------|--------------------|------------|------------|-------------|-------------|-------------|--|--|
| Pkg.  | XC2S<br>15         | XC2S<br>30 | XC2S<br>50 | XC2S<br>100 | XC2S<br>150 | XC2S<br>200 |  |  |
| VQ100 | 8                  | 8          | -          | -           | -           | -           |  |  |
| CS144 | 12                 | 12         | -          | -           | -           | -           |  |  |
| TQ144 | 12                 | 12         | 12         | 12          | -           | -           |  |  |
| PQ208 | -                  | 16         | 16         | 16          | 16          | 16          |  |  |
| FG256 | -                  | -          | 16         | 16          | 16          | 16          |  |  |
| FG456 | -                  | -          | -          | 48          | 48          | 48          |  |  |

## **Termination Examples**

Creating a design with the Versatile I/O features requires the instantiation of the desired library primitive within the design code. At the board level, designers need to know the termination techniques required for each I/O standard.

This section describes some common application examples illustrating the termination techniques recommended by each of the standards supported by the Versatile I/O features. For a full range of accepted values for the DC voltage specifications for each standard, refer to the table associated with each figure.

The resistors used in each termination technique example and the transmission lines depicted represent board level components and are not meant to represent components on the device.

#### **Recommended Operating Conditions**

| Symbol             | Description                                     |            | Min      | Max      | Units |
|--------------------|---|------------|----------|----------|-------|
| Т <sub>Ј</sub>     | Junction temperature <sup>(1)</sup>             | Commercial | 0        | 85       | °C    |
|                    |   | Industrial | -40      | 100      | °C    |
| V <sub>CCINT</sub> | Supply voltage relative to GND <sup>(2,5)</sup> | Commercial | 2.5 – 5% | 2.5 + 5% | V     |
|                    |   | Industrial | 2.5 – 5% | 2.5 + 5% | V     |
| V <sub>CCO</sub>   | Supply voltage relative to GND <sup>(3,5)</sup> | Commercial | 1.4      | 3.6      | V     |
|                    |   | Industrial | 1.4      | 3.6      | V     |
| T <sub>IN</sub>    | Input signal transition time <sup>(4)</sup>     | •          | -        | 250      | ns    |

#### Notes:

1. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.

2. Functional operation is guaranteed down to a minimum  $V_{CCINT}$  of 2.25V (Nominal  $V_{CCINT}$  – 10%). For every 50 mV reduction in  $V_{CCINT}$  below 2.375V (nominal  $V_{CCINT}$  – 5%), all delay parameters increase by 3%.

3. Minimum and maximum values for  $V_{CCO}$  vary according to the I/O standard selected.

4. Input and output measurement threshold is ~50% of V<sub>CCO</sub>. See "Delay Measurement Methodology," page 60 for specific levels.

5. Supply voltages may be applied in any order desired.

#### **DC Characteristics Over Operating Conditions**

| Symbol             | Description   |                                |                             | Min | Тур | Max  | Units |
|--------------------|---|--------------------------------|-----------------------------|-----|-----|------|-------|
| V <sub>DRINT</sub> | Data Retention V <sub>CCINT</sub> voltage (below may be lost)                                 | w which conf                   | iguration data              | 2.0 | -   | -    | V     |
| V <sub>DRIO</sub>  | Data Retention V <sub>CCO</sub> voltage (below v be lost)                                     | which configu                  | uration data may            | 1.2 | -   | -    | V     |
| ICCINTQ            | Quiescent V <sub>CCINT</sub> supply current <sup>(1)</sup>                                    | XC2S15                         | Commercial                  | -   | 10  | 30   | mA    |
|                    |   |                                | Industrial                  | -   | 10  | 60   | mA    |
|                    |   | XC2S30                         | Commercial                  | -   | 10  | 30   | mA    |
|                    | IndustrialXC2S50CommercialIndustrialIndustrialXC2S100Commercial                               |                                | Industrial                  | -   | 10  | 60   | mA    |
|                    |   |                                | -                           | 12  | 50  | mA   |       |
|                    |   |                                | Industrial                  | -   | 12  | 100  | mA    |
|                    |   |                                | Commercial                  | -   | 12  | 50   | mA    |
|                    |   | In                             | Industrial                  | -   | 12  | 100  | mA    |
|                    |   | XC2S150                        | Commercial                  | -   | 15  | 50   | mA    |
|                    |   |                                | Industrial                  | -   | 15  | 100  | mA    |
|                    |   | XC2S200                        | Commercial                  | -   | 15  | 75   | mA    |
|                    |   |                                | Industrial                  | -   | 15  | 150  | mA    |
| ICCOQ              | Quiescent V <sub>CCO</sub> supply current <sup>(1)</sup>                                      |                                |                             | -   | -   | 2    | mA    |
| I <sub>REF</sub>   | V <sub>REF</sub> current per V <sub>REF</sub> pin   |                                |                             | -   | -   | 20   | μΑ    |
| ١L                 | Input or output leakage current <sup>(2)</sup>  |                                | -10                         | -   | +10 | μΑ   |       |
| C <sub>IN</sub>    | Input capacitance (sample tested)   | VQ, CS, TQ, PQ, FG<br>packages |                             | -   | -   | 8    | pF    |
| I <sub>RPU</sub>   | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 3.3V$ (sample tested) <sup>(3)</sup> |                                |                             | -   | -   | 0.25 | mA    |
| I <sub>RPD</sub>   | Pad pull-down (when selected) @ $V_{I}$   | <sub>N</sub> = 3.6V (sar       | nple tested) <sup>(3)</sup> | -   | -   | 0.15 | mA    |

#### Notes:

1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.

2. The I/O leakage current specification applies only when the V<sub>CCINT</sub> and V<sub>CCO</sub> supply voltages have reached their respective minimum Recommended Operating Conditions.

3. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not provide valid logic levels when input pins are connected to other circuits.

## **CLB Switching Characteristics**

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

|   |  | Speed Grade |     |         |      |       |
|---|--|-------------|-----|---------|------|-------|
|   |  | -(          | 6   |         | 5    |       |
| Symbol                                    | Description  | Min         | Max | Min     | Max  | Units |
| Combinatorial Dela                        | ays  |             |     |         |      |       |
| T <sub>ILO</sub>                          | 4-input function: F/G inputs to X/Y outputs                          | -           | 0.6 | -       | 0.7  | ns    |
| T <sub>IF5</sub>                          | 5-input function: F/G inputs to F5 output                            | -           | 0.7 | -       | 0.9  | ns    |
| T <sub>IF5X</sub>                         | 5-input function: F/G inputs to X output                             | -           | 0.9 | -       | 1.1  | ns    |
| T <sub>IF6Y</sub>                         | 6-input function: F/G inputs to Y output via F6 MUX                  | -           | 1.0 | -       | 1.1  | ns    |
| T <sub>F5INY</sub>                        | 6-input function: F5IN input to Y output                             | -           | 0.4 | -       | 0.4  | ns    |
| T <sub>IFNCTL</sub>                       | Incremental delay routing through transparent latch to XQ/YQ outputs | -           | 0.7 | -       | 0.9  | ns    |
| T <sub>BYYB</sub>                         | BY input to YB output  | -           | 0.6 | -       | 0.7  | ns    |
| Sequential Delays                         | 1  |             |     | 1       |      |       |
| Т <sub>СКО</sub>                          | FF clock CLK to XQ/YQ outputs  | -           | 1.1 | -       | 1.3  | ns    |
| T <sub>CKLO</sub>                         | Latch clock CLK to XQ/YQ outputs                                     | -           | 1.2 | -       | 1.5  | ns    |
| Setup/Hold Times                          | with Respect to Clock CLK <sup>(1)</sup>                             |             |     | 1       |      |       |
| Т <sub>ІСК</sub> / Т <sub>СКІ</sub>       | 4-input function: F/G inputs   | 1.3/0       | -   | 1.4 / 0 | -    | ns    |
| T <sub>IF5CK</sub> / T <sub>CKIF5</sub>   | 5-input function: F/G inputs   | 1.6/0       | -   | 1.8/0   | -    | ns    |
| T <sub>F5INCK</sub> / T <sub>CKF5IN</sub> | 6-input function: F5IN input   | 1.0/0       | -   | 1.1/0   | -    | ns    |
| T <sub>IF6CK</sub> / T <sub>CKIF6</sub>   | 6-input function: F/G inputs via F6 MUX                              | 1.6 / 0     | -   | 1.8 / 0 | -    | ns    |
| T <sub>DICK</sub> / T <sub>CKDI</sub>     | BX/BY inputs   | 0.8/0       | -   | 0.8/0   | -    | ns    |
| T <sub>CECK</sub> / T <sub>CKCE</sub>     | CE input   | 0.9/0       | -   | 0.9/0   | -    | ns    |
| T <sub>RCK</sub> / T <sub>CKR</sub>       | SR/BY inputs (synchronous)   | 0.8/0       | -   | 0.8/0   | -    | ns    |
| Clock CLK                                 | ·  | 1           |     |         |      |       |
| Т <sub>СН</sub>                           | Minimum pulse width, High  | -           | 1.9 | -       | 1.9  | ns    |
| T <sub>CL</sub>                           | Minimum pulse width, Low   | -           | 1.9 | -       | 1.9  | ns    |
| Set/Reset                                 | ·  | 1           |     |         |      |       |
| T <sub>RPW</sub>                          | Minimum pulse width, SR/BY inputs                                    | 3.1         | -   | 3.1     | -    | ns    |
| T <sub>RQ</sub>                           | Delay from SR/BY inputs to XQ/YQ outputs (asynchronous)              | -           | 1.1 | -       | 1.3  | ns    |
| T <sub>IOGSRQ</sub>                       | Delay from GSR to XQ/YQ outputs                                      | -           | 9.9 | -       | 11.7 | ns    |
| F <sub>TOG</sub>                          | Toggle frequency (for export control)                                | -           | 263 | -       | 263  | MHz   |

#### Notes:

1. A zero hold time listing indicates no hold time or a negative hold time.

#### **Block RAM Switching Characteristics**

|                                       |   | Speed Grade |          |          |          |         |
|---------------------------------------|---|-------------|----------|----------|----------|---------|
|                                       |   | -6          |          | -5       |          |         |
| Symbol                                | Description                                 | Min         | Max      | Min      | Max      | Units   |
| Sequential Delays                     |   | <u>.</u>    | <u>.</u> | <u>.</u> | <u>.</u> | <u></u> |
| Т <sub>ВСКО</sub>                     | Clock CLK to DOUT output                    | -           | 3.4      | -        | 4.0      | ns      |
| Setup/Hold Times                      | with Respect to Clock CLK <sup>(1)</sup>    |             |          |          |          |         |
| T <sub>BACK</sub> / T <sub>BCKA</sub> | ADDR inputs                                 | 1.4 / 0     | -        | 1.4 / 0  | -        | ns      |
| T <sub>BDCK</sub> / T <sub>BCKD</sub> | DIN inputs                                  | 1.4 / 0     | -        | 1.4 / 0  | -        | ns      |
| T <sub>BECK</sub> / T <sub>BCKE</sub> | EN inputs                                   | 2.9 / 0     | -        | 3.2 / 0  | -        | ns      |
| T <sub>BRCK</sub> / T <sub>BCKR</sub> | RST input                                   | 2.7 / 0     | -        | 2.9/0    | -        | ns      |
| T <sub>BWCK</sub> / T <sub>BCKW</sub> | WEN input                                   | 2.6 / 0     | -        | 2.8 / 0  | -        | ns      |
| Clock CLK                             |   |             |          |          |          |         |
| T <sub>BPWH</sub>                     | Minimum pulse width, High                   | -           | 1.9      | -        | 1.9      | ns      |
| T <sub>BPWL</sub>                     | Minimum pulse width, Low                    | -           | 1.9      | -        | 1.9      | ns      |
| T <sub>BCCS</sub>                     | CLKA -> CLKB setup time for different ports | -           | 3.0      | -        | 4.0      | ns      |

#### Notes:

1. A zero hold time listing indicates no hold time or a negative hold time.

#### **TBUF Switching Characteristics**

|                     |  | Speed |     |          |
|---------------------|--|-------|-----|----------|
|                     |  | -6    | -5  | -        |
| Symbol              | Description                            | Max   | Max | Units    |
| Combinatorial Delay | rs                                     |       |     | <u>.</u> |
| T <sub>IO</sub>     | IN input to OUT output                 | 0     | 0   | ns       |
| T <sub>OFF</sub>    | TRI input to OUT output high impedance | 0.1   | 0.2 | ns       |
| T <sub>ON</sub>     | TRI input to valid data on OUT output  | 0.1   | 0.2 | ns       |

#### **JTAG Test Access Port Switching Characteristics**

|   |   | -6      |      | -5      |      |       |  |
|---|---|---------|------|---------|------|-------|--|
| Symbol                                    | Description                               | Min     | Max  | Min     | Max  | Units |  |
| Setup and Hold Times with Respect to TCK  |   |         |      |         |      |       |  |
| T <sub>TAPTCK /</sub> T <sub>TCKTAP</sub> | TMS and TDI setup and hold times          | 4.0/2.0 | -    | 4.0/2.0 | -    | ns    |  |
| Sequential Delays                         | -   |         |      |         |      |       |  |
| T <sub>TCKTDO</sub>                       | Output delay from clock TCK to output TDO | -       | 11.0 | -       | 11.0 | ns    |  |
| FTCK                                      | Maximum TCK clock frequency               | -       | 33   | -       | 33   | MHz   |  |

## **XC2S50 Device Pinouts**

| XC2S50 Pad N             | Name |       |       |                             | Bndry |
|--------------------------|------|-------|-------|-----------------------------|-------|
| Function                 | Bank | TQ144 | PQ208 | FG256                       | Scan  |
| GND                      | -    | P143  | P1    | GND*                        | -     |
| TMS                      | -    | P142  | P2    | D3                          | -     |
| I/O                      | 7    | P141  | P3    | C2                          | 149   |
| I/O                      | 7    | -     | -     | A2                          | 152   |
| I/O                      | 7    | P140  | P4    | B1                          | 155   |
| I/O                      | 7    | -     | -     | E3                          | 158   |
| I/O                      | 7    | -     | P5    | D2                          | 161   |
| GND                      | -    | -     | -     | GND*                        | -     |
| I/O, V <sub>REF</sub>    | 7    | P139  | P6    | C1                          | 164   |
| I/O                      | 7    | -     | P7    | F3                          | 167   |
| I/O                      | 7    | -     | -     | E2                          | 170   |
| I/O                      | 7    | P138  | P8    | E4                          | 173   |
| I/O                      | 7    | P137  | P9    | D1                          | 176   |
| I/O                      | 7    | P136  | P10   | E1                          | 179   |
| GND                      | -    | P135  | P11   | GND*                        | -     |
| V <sub>CCO</sub>         | 7    | -     | P12   | V <sub>CCO</sub><br>Bank 7* | -     |
| V <sub>CCINT</sub>       | -    | -     | P13   | V <sub>CCINT</sub> *        | -     |
| I/O                      | 7    | P134  | P14   | F2                          | 182   |
| I/O                      | 7    | P133  | P15   | G3                          | 185   |
| I/O                      | 7    | -     | -     | F1                          | 188   |
| I/O                      | 7    | -     | P16   | F4                          | 191   |
| I/O                      | 7    | -     | P17   | F5                          | 194   |
| I/O                      | 7    | -     | P18   | G2                          | 197   |
| GND                      | -    | -     | P19   | GND*                        | -     |
| I/O, V <sub>REF</sub>    | 7    | P132  | P20   | H3                          | 200   |
| I/O                      | 7    | P131  | P21   | G4                          | 203   |
| I/O                      | 7    | -     | -     | H2                          | 206   |
| I/O                      | 7    | P130  | P22   | G5                          | 209   |
| I/O                      | 7    | -     | P23   | H4                          | 212   |
| I/O, IRDY <sup>(1)</sup> | 7    | P129  | P24   | G1                          | 215   |
| GND                      | -    | P128  | P25   | GND*                        | -     |
| V <sub>CCO</sub>         | 7    | P127  | P26   | V <sub>CCO</sub><br>Bank 7* | -     |
| V <sub>CCO</sub>         | 6    | P127  | P26   | V <sub>CCO</sub><br>Bank 6* | -     |
| I/O, TRDY <sup>(1)</sup> | 6    | P126  | P27   | J2                          | 218   |
| V <sub>CCINT</sub>       | -    | P125  | P28   | $V_{CCINT}^{*}$             | -     |
| I/O                      | 6    | P124  | P29   | H1                          | 224   |
| I/O                      | 6    | -     | -     | J4                          | 227   |
| I/O                      | 6    | P123  | P30   | J1                          | 230   |
| I/O, V <sub>REF</sub>    | 6    | P122  | P31   | J3                          | 233   |

## XC2S50 Device Pinouts (Continued)

| XC2S50 Pad Name       |      |       |       |                             | Bndry |
|-----------------------|------|-------|-------|-----------------------------|-------|
| Function              | Bank | TQ144 | PQ208 | FG256                       | Scan  |
| GND                   | -    | -     | P32   | GND*                        | -     |
| I/O                   | 6    | -     | P33   | K5                          | 236   |
| I/O                   | 6    | -     | P34   | K2                          | 239   |
| I/O                   | 6    | -     | P35   | K1                          | 242   |
| I/O                   | 6    | -     | -     | K3                          | 245   |
| I/O                   | 6    | P121  | P36   | L1                          | 248   |
| I/O                   | 6    | P120  | P37   | L2                          | 251   |
| V <sub>CCINT</sub>    | -    | -     | P38   | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>      | 6    | -     | P39   | V <sub>CCO</sub><br>Bank 6* | -     |
| GND                   | -    | P119  | P40   | GND*                        | -     |
| I/O                   | 6    | P118  | P41   | K4                          | 254   |
| I/O                   | 6    | P117  | P42   | M1                          | 257   |
| I/O                   | 6    | P116  | P43   | L4                          | 260   |
| I/O                   | 6    | -     | -     | M2                          | 263   |
| I/O                   | 6    | -     | P44   | L3                          | 266   |
| I/O, V <sub>REF</sub> | 6    | P115  | P45   | N1                          | 269   |
| GND                   | -    | -     | -     | GND*                        | -     |
| I/O                   | 6    | -     | P46   | P1                          | 272   |
| I/O                   | 6    | -     | -     | L5                          | 275   |
| I/O                   | 6    | P114  | P47   | N2                          | 278   |
| I/O                   | 6    | -     | -     | M4                          | 281   |
| I/O                   | 6    | P113  | P48   | R1                          | 284   |
| I/O                   | 6    | P112  | P49   | M3                          | 287   |
| M1                    | -    | P111  | P50   | P2                          | 290   |
| GND                   | -    | P110  | P51   | GND*                        | -     |
| MO                    | -    | P109  | P52   | N3                          | 291   |
| V <sub>CCO</sub>      | 6    | P108  | P53   | V <sub>CCO</sub><br>Bank 6* | -     |
| V <sub>CCO</sub>      | 5    | P107  | P53   | V <sub>CCO</sub><br>Bank 5* | -     |
| M2                    | -    | P106  | P54   | R3                          | 292   |
| I/O                   | 5    | -     | -     | N5                          | 299   |
| I/O                   | 5    | P103  | P57   | T2                          | 302   |
| I/O                   | 5    | -     | -     | P5                          | 305   |
| I/O                   | 5    | -     | P58   | Т3                          | 308   |
| GND                   | -    | -     | -     | GND*                        | -     |
| I/O, V <sub>REF</sub> | 5    | P102  | P59   | T4                          | 311   |
| I/O                   | 5    | -     | P60   | M6                          | 314   |
| I/O                   | 5    | -     | -     | T5                          | 317   |
| I/O                   | 5    | P101  | P61   | N6                          | 320   |
| I/O                   | 5    | P100  | P62   | R5                          | 323   |

## XC2S100 Device Pinouts (Continued)

| XC2S100<br>Name       | Pad  |       |       |                             |                             | Bndry |
|-----------------------|------|-------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank | TQ144 | PQ208 | FG256                       | FG456                       | Scan  |
| V <sub>CCINT</sub>    | -    | -     | P38   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>      | 6    | -     | P39   | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -     |
| GND                   | -    | P119  | P40   | GND*                        | GND*                        | -     |
| I/O                   | 6    | P118  | P41   | K4                          | T1                          | 314   |
| I/O, V <sub>REF</sub> | 6    | P117  | P42   | M1                          | R4                          | 317   |
| I/O                   | 6    | -     | -     | -                           | T2                          | 320   |
| I/O                   | 6    | P116  | P43   | L4                          | U1                          | 323   |
| I/O                   | 6    | -     | -     | M2                          | R5                          | 326   |
| I/O                   | 6    | -     | P44   | L3                          | U2                          | 332   |
| I/O, V <sub>REF</sub> | 6    | P115  | P45   | N1                          | Т3                          | 335   |
| V <sub>CCO</sub>      | 6    | -     | -     | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -     |
| GND                   | -    | -     | -     | GND*                        | GND*                        | -     |
| I/O                   | 6    | -     | P46   | P1                          | T4                          | 338   |
| I/O                   | 6    | -     | -     | L5                          | W1                          | 341   |
| I/O                   | 6    | -     | -     | -                           | U4                          | 344   |
| I/O                   | 6    | P114  | P47   | N2                          | Y1                          | 347   |
| I/O                   | 6    | -     | -     | M4                          | W2                          | 350   |
| I/O                   | 6    | P113  | P48   | R1                          | Y2                          | 356   |
| I/O                   | 6    | P112  | P49   | M3                          | W3                          | 359   |
| M1                    | -    | P111  | P50   | P2                          | U5                          | 362   |
| GND                   | -    | P110  | P51   | GND*                        | GND*                        | -     |
| MO                    | -    | P109  | P52   | N3                          | AB2                         | 363   |
| V <sub>CCO</sub>      | 6    | P108  | P53   | V <sub>CCO</sub><br>Bank 6* | V <sub>CCO</sub><br>Bank 6* | -     |
| V <sub>CCO</sub>      | 5    | P107  | P53   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| M2                    | -    | P106  | P54   | R3                          | Y4                          | 364   |
| I/O                   | 5    | -     | -     | N5                          | V7                          | 374   |
| I/O                   | 5    | P103  | P57   | T2                          | Y6                          | 377   |
| I/O                   | 5    | -     | -     | -                           | AA4                         | 380   |
| I/O                   | 5    | -     | -     | P5                          | W6                          | 383   |
| I/O                   | 5    | -     | P58   | Т3                          | Y7                          | 386   |
| GND                   | -    | -     | -     | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 5    | -     | -     | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -     |
| I/O, V <sub>REF</sub> | 5    | P102  | P59   | T4                          | AA5                         | 389   |
| I/O                   | 5    | -     | P60   | M6                          | AB5                         | 392   |
| I/O                   | 5    | -     | -     | T5                          | AB6                         | 398   |
| I/O                   | 5    | P101  | P61   | N6                          | AA7                         | 401   |
| I/O                   | 5    | -     | -     | -                           | W7                          | 404   |

## XC2S100 Device Pinouts (Continued)

| XC2S100 Pad<br>Name   |      |       |       |                             |                             | Des ales a |
|-----------------------|------|-------|-------|-----------------------------|-----------------------------|------------|
| Function              | Bank | TQ144 | PQ208 | FG256                       | FG456                       | Scan       |
| I/O, V <sub>REF</sub> | 5    | P100  | P62   | R5                          | W8                          | 407        |
| I/O                   | 5    | P99   | P63   | P6                          | Y8                          | 410        |
| GND                   | -    | P98   | P64   | GND*                        | GND*                        | -          |
| V <sub>CCO</sub>      | 5    | -     | P65   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -          |
| V <sub>CCINT</sub>    | -    | P97   | P66   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -          |
| I/O                   | 5    | P96   | P67   | R6                          | AA8                         | 413        |
| I/O                   | 5    | P95   | P68   | M7                          | V9                          | 416        |
| I/O                   | 5    | -     | -     | -                           | AB9                         | 419        |
| I/O                   | 5    | -     | P69   | N7                          | Y9                          | 422        |
| I/O                   | 5    | -     | P70   | T6                          | W10                         | 428        |
| I/O                   | 5    | -     | P71   | P7                          | AB10                        | 431        |
| GND                   | -    | -     | P72   | GND*                        | GND*                        | -          |
| I/O, V <sub>REF</sub> | 5    | P94   | P73   | P8                          | Y10                         | 434        |
| I/O                   | 5    | -     | P74   | R7                          | V11                         | 437        |
| I/O                   | 5    | -     | -     | T7                          | W11                         | 440        |
| I/O                   | 5    | P93   | P75   | Т8                          | AB11                        | 443        |
| V <sub>CCINT</sub>    | -    | P92   | P76   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -          |
| I, GCK1               | 5    | P91   | P77   | R8                          | Y11                         | 455        |
| V <sub>CCO</sub>      | 5    | P90   | P78   | V <sub>CCO</sub><br>Bank 5* | V <sub>CCO</sub><br>Bank 5* | -          |
| V <sub>CCO</sub>      | 4    | P90   | P78   | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -          |
| GND                   | -    | P89   | P79   | GND*                        | GND*                        | -          |
| I, GCK0               | 4    | P88   | P80   | N8                          | W12                         | 456        |
| I/O                   | 4    | P87   | P81   | N9                          | U12                         | 460        |
| I/O                   | 4    | P86   | P82   | R9                          | Y12                         | 466        |
| I/O                   | 4    | -     | -     | N10                         | AA12                        | 469        |
| I/O                   | 4    | -     | P83   | Т9                          | AB13                        | 472        |
| I/O, V <sub>REF</sub> | 4    | P85   | P84   | P9                          | AA13                        | 475        |
| GND                   | -    | -     | P85   | GND*                        | GND*                        | -          |
| I/O                   | 4    | -     | P86   | M10                         | Y13                         | 478        |
| I/O                   | 4    | -     | P87   | R10                         | V13                         | 481        |
| I/O                   | 4    | -     | P88   | P10                         | AA14                        | 487        |
| I/O                   | 4    | -     | -     | -                           | V14                         | 490        |
| I/O                   | 4    | P84   | P89   | T10                         | AB15                        | 493        |
| I/O                   | 4    | P83   | P90   | R11                         | AA15                        | 496        |
| V <sub>CCINT</sub>    | -    | P82   | P91   | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -          |
| V <sub>CCO</sub>      | 4    | -     | P92   | V <sub>CCO</sub><br>Bank 4* | V <sub>CCO</sub><br>Bank 4* | -          |
| GND                   | -    | P81   | P93   | GND*                        | GND*                        | -          |
| I/O                   | 4    | P80   | P94   | M11                         | Y15                         | 499        |

#### Additional XC2S100 Package Pins

#### TQ144

|          |      | Not Conn | ected Pins |   |   |
|----------|------|----------|------------|---|---|
| P104     | P105 | -        | -          | - | - |
| 11/02/00 |      |          |            |   |   |

## PQ208

|          |     | Not Conne | ected Pins |   |   |
|----------|-----|-----------|------------|---|---|
| P55      | P56 | -         | -          | - | - |
| 11/02/00 |     |           |            |   |   |

#### FG256

| V <sub>CCINT</sub> Pins      |                              |                     |            |    |     |  |  |  |  |
|------------------------------|------------------------------|---------------------|------------|----|-----|--|--|--|--|
| C3                           | C14                          | D4                  | D13        | E5 | E12 |  |  |  |  |
| M5                           | M12                          | N4                  | N13        | P3 | P14 |  |  |  |  |
|                              |                              | V <sub>CCO</sub> Ba | nk 0 Pins  |    |     |  |  |  |  |
| E8                           | F8                           | -                   | -          | -  | -   |  |  |  |  |
| V <sub>CCO</sub> Bank 1 Pins |                              |                     |            |    |     |  |  |  |  |
| E9                           | F9                           | -                   | -          | -  | -   |  |  |  |  |
|                              | V <sub>CCO</sub> Bank 2 Pins |                     |            |    |     |  |  |  |  |
| H11                          | H12                          | -                   | -          | -  | -   |  |  |  |  |
|                              |                              | V <sub>CCO</sub> Ba | nk 3 Pins  |    |     |  |  |  |  |
| J11                          | J12                          | -                   | -          | -  | -   |  |  |  |  |
| V <sub>CCO</sub> Bank 4 Pins |                              |                     |            |    |     |  |  |  |  |
| L9                           | M9                           | -                   | -          | -  | -   |  |  |  |  |
| V <sub>CCO</sub> Bank 5 Pins |                              |                     |            |    |     |  |  |  |  |
| L8 M8                        |                              |                     |            |    |     |  |  |  |  |
| V <sub>CCO</sub> Bank 6 Pins |                              |                     |            |    |     |  |  |  |  |
| J5                           | J6                           | -                   | -          | -  | -   |  |  |  |  |
|                              |                              | V <sub>CCO</sub> Ba | nk 7 Pins  |    |     |  |  |  |  |
| H5                           | H6                           | -                   | -          | -  | -   |  |  |  |  |
|                              |                              | GND                 | Pins       |    |     |  |  |  |  |
| A1                           | A16                          | B2                  | B15        | F6 | F7  |  |  |  |  |
| F10                          | F11                          | G6                  | G7         | G8 | G9  |  |  |  |  |
| G10                          | G11                          | H7                  | H8         | H9 | H10 |  |  |  |  |
| J7                           | J8                           | J9                  | J10        | K6 | K7  |  |  |  |  |
| K8                           | K9                           | K10                 | K11        | L6 | L7  |  |  |  |  |
| L10                          | L11                          | R2                  | R15        | T1 | T16 |  |  |  |  |
|                              |                              | Not Conne           | ected Pins |    |     |  |  |  |  |
| P4                           | R4                           | -                   | -          | -  | -   |  |  |  |  |

#### 11/02/00

#### FG456

| V <sub>CCINT</sub> Pins |     |                     |           |     |     |  |  |  |
|-------------------------|-----|---------------------|-----------|-----|-----|--|--|--|
| E5                      | E18 | F6                  | F17       | G7  | G8  |  |  |  |
| G9                      | G14 | G15                 | G16       | H7  | H16 |  |  |  |
| J7                      | J16 | P7                  | P16       | R7  | R16 |  |  |  |
| T7                      | T8  | Т9                  | T14       | T15 | T16 |  |  |  |
| U6                      | U17 | V5                  | V18       | -   | -   |  |  |  |
|                         |     | V <sub>CCO</sub> Ba | nk 0 Pins |     | •   |  |  |  |

#### Additional XC2S100 Package Pins (Continued)

| V <sub>CCO</sub> Bank 1 Pins           F13         F14         F15         F16         G12         G13           V <sub>CCO</sub> Bank 2 Pins           G17         H17         J17         K16         K17         L16           V <sub>CCO</sub> Bank 3 Pins           M16         N16         N17         P17         R17         T17           V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           G10         H17         L17           G10         J11         J12         J13         J14           M7         N6         N7         P6         R6         T6           G10         J11         J12         J13         J14           M9         J10         J11         J12         J13         J14           K9         K10         K11 <thk12< th="">         K13         <thk14< th=""></thk14<></thk12<>  |
|---|
| F13         F14         F15         F16         G12         G13           VCCO Bank 2 Pins         VCCO Bank 3 Pins         VCCO Bank 3 Pins           M16         N17         P17         R17         T17           VCCO Bank 4 Pins         VCCO Bank 4 Pins         VI15         U16           VCCO Bank 4 Pins         V17         R17         T17           T12         T13         U13         U14         U15         U16           VCCO Bank 5 Pins         VI16         U9         V20         V20 |
| V <sub>CCO</sub> Bank 2 Pins           G17         H17         J17         K16         K17         L16           V <sub>CCO</sub> Bank 3 Pins           M16         N16         N17         P17         R17         T17           V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins         M7         N6         N7         P6         R6         T6           V <sub>CCO</sub> Bank 7 Pins         G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14 <t< td=""></t<>  |
| G17         H17         J17         K16         K17         L16           V <sub>CC0</sub> Bank 3 Pins           M16         N16         N17         P17         R17         T17           V <sub>CC0</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CC0</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           GR0         H6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           M9         N10         N11         N12         N13         N14      P  |
| V <sub>CCO</sub> Bank 3 Pins           M16         N16         N17         P17         R17         T17           V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           V <sub>CCO</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         <   |
| M16         N16         N17         P17         R17         T17           V <sub>CC0</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CC0</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 6 Pins         U9         V <sub>CC0</sub> Bank 6 Pins         U9           M7         N6         N7         P6         R6         T6           GRO N7         P6         R6         T6           GRO Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3   |
| V <sub>CCO</sub> Bank 4 Pins           T12         T13         U13         U14         U15         U16           V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           V <sub>CCO</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins            A12         A13  |
| T12         T13         U13         U14         U15         U16           V <sub>CC0</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 6 Pins         V         V         V         V         V           M7         N6         N7         P6         R6         T6           V <sub>CC0</sub> Bank 7 Pins         V         CC0 Bank 7 Pins         V         C20         S         C20           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14   |
| V <sub>CCO</sub> Bank 5 Pins           T10         T11         U10         U7         U8         U9           V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           V <sub>CCO</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8   |
| T10         T11         U10         U7         U8         U9           V <sub>CC0</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           V <sub>CC0</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Mot Connected Pins         A12         A13         A14           A14         A15         A17         B3         B6         B8  |
| V <sub>CCO</sub> Bank 6 Pins           M7         N6         N7         P6         R6         T6           VCCO Bank 7 Pins         VCCO Bank 7 Pins         VCCO Bank 7 Pins         VCCO Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8  |
| M7         N6         N7         P6         R6         T6           V <sub>CC0</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8  |
| V <sub>CCO</sub> Bank 7 Pins           G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8   |
| G6         H6         J6         K6         K7         L7           GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8   |
| GND Pins           A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8  |
| A1         A22         B2         B21         C3         C20           J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8   |
| J9         J10         J11         J12         J13         J14           K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8  |
| K9         K10         K11         K12         K13         K14           L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8   |
| L9         L10         L11         L12         L13         L14           M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8  |
| M9         M10         M11         M12         M13         M14           N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8   |
| N9         N10         N11         N12         N13         N14           P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8  |
| P9         P10         P11         P12         P13         P14           Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8   |
| Y3         Y20         AA2         AA21         AB1         AB22           Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8  |
| Not Connected Pins           A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8   |
| A2         A4         A5         A6         A12         A13           A14         A15         A17         B3         B6         B8  |
| A14 A15 A17 B3 B6 B8  |
|   |
| B11 B14 B16 B19 C1 C2   |
| C8 C9 C12 C18 C22 D1  |
| D4 D5 D10 D18 D19 D21   |
| E4 E11 E13 E15 E16 E17  |
| E19 E22 F4 F11 F22 G2   |
| G3 G4 G19 G22 H1 H21  |
| J1 J3 J4 J19 J20 K2   |
| K18 K19 L2 L5 L18 L19   |
| M2 M6 M17 M18 M21 N1  |
| N5 N19 P1 P5 P19 P22  |
| R1 R3 R20 R22 T5 T19  |
| U3 U11 U18 V1 V2 V10  |
| V12 V17 V3 V4 V6 V8   |
| V20 V21 V22 W4 W5 W9  |
| W13 W14 W15 W16 W19 Y5  |
| Y14         Y18         Y22         AA1         AA3         AA6   |
| AA9 AA10 AA11 AA16 AA17 AA18  |
| AA22 AB3 AB4 AB7 AB8 AB12   |
| AB14 AB21   |

## XC2S150 Device Pinouts (Continued)

| XC2S150 Pad              | Name |       |                             |                             | Bndry |
|--------------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function                 | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| I/O, IRDY <sup>(1)</sup> | 2    | P132  | H16                         | L20                         | 767   |
| I/O                      | 2    | P133  | H14                         | L17                         | 770   |
| I/O                      | 2    | -     | -                           | L18                         | 773   |
| I/O                      | 2    | P134  | H15                         | L21                         | 776   |
| I/O                      | 2    | -     | J13                         | L22                         | 779   |
| I/O (D3)                 | 2    | P135  | G16                         | K20                         | 782   |
| I/O, V <sub>REF</sub>    | 2    | P136  | H13                         | K21                         | 785   |
| V <sub>CCO</sub>         | 2    | -     | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                      | -    | P137  | GND*                        | GND*                        | -     |
| I/O                      | 2    | P138  | G14                         | K22                         | 788   |
| I/O                      | 2    | P139  | G15                         | J21                         | 791   |
| I/O                      | 2    | -     | -                           | J20                         | 797   |
| I/O                      | 2    | P140  | G12                         | J18                         | 800   |
| I/O                      | 2    | -     | F16                         | J22                         | 803   |
| I/O                      | 2    | -     | -                           | J19                         | 806   |
| I/O                      | 2    | P141  | G13                         | H19                         | 812   |
| I/O (D2)                 | 2    | P142  | F15                         | H20                         | 815   |
| V <sub>CCINT</sub>       | -    | P143  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>         | 2    | P144  | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                      | -    | P145  | GND*                        | GND*                        | -     |
| I/O (D1)                 | 2    | P146  | E16                         | H22                         | 818   |
| I/O, V <sub>REF</sub>    | 2    | P147  | F14                         | H18                         | 821   |
| I/O                      | 2    | -     | -                           | G21                         | 824   |
| I/O                      | 2    | P148  | D16                         | G18                         | 827   |
| I/O                      | 2    | -     | F12                         | G20                         | 830   |
| I/O                      | 2    | -     | -                           | G19                         | 833   |
| I/O                      | 2    | -     | -                           | F22                         | 836   |
| I/O                      | 2    | P149  | E15                         | F19                         | 839   |
| I/O, V <sub>REF</sub>    | 2    | P150  | F13                         | F21                         | 842   |
| V <sub>CCO</sub>         | 2    | -     | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |
| GND                      | -    | -     | GND*                        | GND*                        | -     |
| I/O                      | 2    | P151  | E14                         | F20                         | 845   |
| I/O                      | 2    | -     | C16                         | F18                         | 848   |
| I/O                      | 2    | -     | -                           | E22                         | 851   |
| I/O                      | 2    | -     | -                           | E21                         | 854   |
| I/O                      | 2    | P152  | E13                         | D22                         | 857   |
| GND                      | -    | -     | GND*                        | GND*                        | -     |
| I/O                      | 2    | -     | B16                         | E20                         | 860   |
| I/O                      | 2    | -     | -                           | D21                         | 863   |

## XC2S150 Device Pinouts (Continued)

| XC2S150 Pad Name      |      |       |                             |                             | Bndry |
|-----------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| I/O                   | 2    | -     | -                           | C22                         | 866   |
| I/O (DIN, D0)         | 2    | P153  | D14                         | D20                         | 869   |
| I/O (DOUT,<br>BUSY)   | 2    | P154  | C15                         | C21                         | 872   |
| CCLK                  | 2    | P155  | D15                         | B22                         | 875   |
| V <sub>CCO</sub>      | 2    | P156  | V <sub>CCO</sub><br>Bank 2* | V <sub>CCO</sub><br>Bank 2* | -     |
| V <sub>CCO</sub>      | 1    | P156  | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| TDO                   | 2    | P157  | B14                         | A21                         | -     |
| GND                   | -    | P158  | GND*                        | GND*                        | -     |
| TDI                   | -    | P159  | A15                         | B20                         | -     |
| I/O ( <u>CS</u> )     | 1    | P160  | B13                         | C19                         | 0     |
| I/O (WRITE)           | 1    | P161  | C13                         | A20                         | 3     |
| I/O                   | 1    | -     | -                           | B19                         | 6     |
| I/O                   | 1    | -     | -                           | C18                         | 9     |
| I/O                   | 1    | -     | C12                         | D17                         | 12    |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 1    | P162  | A14                         | A19                         | 15    |
| I/O                   | 1    | -     | -                           | B18                         | 18    |
| I/O                   | 1    | -     | -                           | E16                         | 21    |
| I/O                   | 1    | -     | D12                         | C17                         | 24    |
| I/O                   | 1    | P163  | B12                         | D16                         | 27    |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 1    | -     | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| I/O, V <sub>REF</sub> | 1    | P164  | C11                         | A18                         | 30    |
| I/O                   | 1    | P165  | A13                         | B17                         | 33    |
| I/O                   | 1    | -     | -                           | E15                         | 36    |
| I/O                   | 1    | -     | -                           | A17                         | 39    |
| I/O                   | 1    | -     | D11                         | D15                         | 42    |
| I/O                   | 1    | P166  | A12                         | C16                         | 45    |
| I/O                   | 1    | -     | -                           | D14                         | 48    |
| I/O, V <sub>REF</sub> | 1    | P167  | E11                         | E14                         | 51    |
| I/O                   | 1    | P168  | B11                         | A16                         | 54    |
| GND                   | -    | P169  | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 1    | P170  | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| V <sub>CCINT</sub>    | -    | P171  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I/O                   | 1    | P172  | A11                         | C15                         | 57    |
| I/O                   | 1    | P173  | C10                         | B15                         | 60    |
| I/O                   | 1    | -     | -                           | A15                         | 66    |
| I/O                   | 1    | -     | -                           | F12                         | 69    |

## XC2S200 Device Pinouts (Continued)

| XC2S200 Pad Name      |      |       |                             |                             | Bndry |
|-----------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| V <sub>CCO</sub>      | 1    | P156  | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| TDO                   | 2    | P157  | B14                         | A21                         | -     |
| GND                   | -    | P158  | GND*                        | GND*                        | -     |
| TDI                   | -    | P159  | A15                         | B20                         | -     |
| I/O ( <u>CS</u> )     | 1    | P160  | B13                         | C19                         | 0     |
| I/O (WRITE)           | 1    | P161  | C13                         | A20                         | 3     |
| I/O                   | 1    | -     | -                           | B19                         | 9     |
| I/O                   | 1    | -     | -                           | C18                         | 12    |
| I/O                   | 1    | -     | C12                         | D17                         | 15    |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O, V <sub>REF</sub> | 1    | P162  | A14                         | A19                         | 18    |
| I/O                   | 1    | -     | -                           | B18                         | 21    |
| I/O                   | 1    | -     | -                           | E16                         | 27    |
| I/O                   | 1    | -     | D12                         | C17                         | 30    |
| I/O                   | 1    | P163  | B12                         | D16                         | 33    |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 1    | -     | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| I/O, V <sub>REF</sub> | 1    | P164  | C11                         | A18                         | 36    |
| I/O                   | 1    | P165  | A13                         | B17                         | 39    |
| I/O                   | 1    | -     | -                           | E15                         | 42    |
| I/O                   | 1    | -     | -                           | A17                         | 45    |
| I/O                   | 1    | -     | D11                         | D15                         | 48    |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 1    | P166  | A12                         | C16                         | 51    |
| I/O                   | 1    | -     | -                           | D14                         | 54    |
| I/O, V <sub>REF</sub> | 1    | P167  | E11                         | E14                         | 60    |
| I/O                   | 1    | P168  | B11                         | A16                         | 63    |
| GND                   | -    | P169  | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 1    | P170  | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| V <sub>CCINT</sub>    | -    | P171  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| I/O                   | 1    | P172  | A11                         | C15                         | 66    |
| I/O                   | 1    | P173  | C10                         | B15                         | 69    |
| I/O                   | 1    | -     | -                           | E13                         | 72    |
| I/O                   | 1    | -     | -                           | A15                         | 75    |
| I/O                   | 1    | -     | -                           | F12                         | 78    |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 1    | P174  | B10                         | C14                         | 81    |
| I/O                   | 1    | -     | -                           | B14                         | 84    |
| I/O                   | 1    | -     | -                           | A14                         | 87    |

## XC2S200 Device Pinouts (Continued)

| XC2S200 Pad Name      |      |       |                             |                             | Bndry |
|-----------------------|------|-------|-----------------------------|-----------------------------|-------|
| Function              | Bank | PQ208 | FG256                       | FG456                       | Scan  |
| I/O                   | 1    | P175  | D10                         | D13                         | 90    |
| I/O                   | 1    | P176  | A10                         | C13                         | 93    |
| GND                   | -    | P177  | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 1    | -     | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| I/O, V <sub>REF</sub> | 1    | P178  | B9                          | B13                         | 96    |
| I/O                   | 1    | P179  | E10                         | E12                         | 99    |
| I/O                   | 1    | -     | -                           | A13                         | 105   |
| I/O                   | 1    | -     | A9                          | B12                         | 108   |
| I/O                   | 1    | P180  | D9                          | D12                         | 111   |
| I/O                   | 1    | -     | -                           | C12                         | 114   |
| I/O                   | 1    | P181  | A8                          | D11                         | 120   |
| I, GCK2               | 1    | P182  | C9                          | A11                         | 126   |
| GND                   | -    | P183  | GND*                        | GND*                        | -     |
| V <sub>CCO</sub>      | 1    | P184  | V <sub>CCO</sub><br>Bank 1* | V <sub>CCO</sub><br>Bank 1* | -     |
| V <sub>CCO</sub>      | 0    | P184  | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -     |
| I, GCK3               | 0    | P185  | B8                          | C11                         | 127   |
| V <sub>CCINT</sub>    | -    | P186  | $V_{CCINT}^{*}$             | $V_{CCINT}^{*}$             | -     |
| I/O                   | 0    | -     | -                           | E11                         | 137   |
| I/O                   | 0    | P187  | A7                          | A10                         | 140   |
| I/O                   | 0    | -     | D8                          | B10                         | 143   |
| I/O                   | 0    | -     | -                           | F11                         | 146   |
| I/O                   | 0    | P188  | A6                          | C10                         | 152   |
| I/O, V <sub>REF</sub> | 0    | P189  | B7                          | A9                          | 155   |
| V <sub>CCO</sub>      | 0    | -     | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -     |
| GND                   | -    | P190  | GND*                        | GND*                        | -     |
| I/O                   | 0    | P191  | C8                          | B9                          | 158   |
| I/O                   | 0    | P192  | D7                          | E10                         | 161   |
| I/O                   | 0    | -     | -                           | C9                          | 164   |
| I/O                   | 0    | -     | -                           | D10                         | 167   |
| I/O                   | 0    | P193  | E7                          | A8                          | 170   |
| GND                   | -    | -     | GND*                        | GND*                        | -     |
| I/O                   | 0    | -     | -                           | D9                          | 173   |
| I/O                   | 0    | -     | -                           | B8                          | 176   |
| I/O                   | 0    | -     | -                           | C8                          | 179   |
| I/O                   | 0    | P194  | C7                          | E9                          | 182   |
| I/O                   | 0    | P195  | B6                          | A7                          | 185   |
| V <sub>CCINT</sub>    | -    | P196  | V <sub>CCINT</sub> *        | V <sub>CCINT</sub> *        | -     |
| V <sub>CCO</sub>      | 0    | P197  | V <sub>CCO</sub><br>Bank 0* | V <sub>CCO</sub><br>Bank 0* | -     |