



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	96
Number of Logic Elements/Cells	432
Total RAM Bits	16384
Number of I/O	86
Number of Gates	15000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc2s15-5tq144c

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




# **Ordering Information**

Spartan-II devices are available in both standard and Pb-free packaging options for all device/package combinations. The Pb-free packages include a special "G" character in the ordering code.

### Standard Packaging



### Pb-Free Packaging



### **Device Ordering Options**

Device		Speed Grade
XC2S15	-5	Standard Performance
XC2S30	-6	Higher Performance <sup>(1)</sup>
XC2S50		
XC2S100		
XC2S150		
XC2S200		


Number of Pins / Package Type		
VQ(G)100	100-pin Plastic Very Thin QFP	
CS(G)144	144-ball Chip-Scale BGA	
TQ(G)144	144-pin Plastic Thin QFP	
PQ(G)208	208-pin Plastic QFP	
FG(G)256	256-ball Fine Pitch BGA	
FG(G)456	456-ball Fine Pitch BGA	

Temperature Range (T <sub>J</sub> )			
C = Commercial	0°C to +85°C		
I = Industrial	-40°C to +100°C		

#### Notes:

1. The -6 speed grade is exclusively available in the Commercial temperature range.

# **Device Part Marking**






drivers are disabled. Maintaining a valid logic level in this way helps eliminate bus chatter.

Because the weak-keeper circuit uses the IOB input buffer to monitor the input level, an appropriate  $V_{REF}$  voltage must be provided if the signaling standard requires one. The provision of this voltage must comply with the I/O banking rules.

### I/O Banking

Some of the I/O standards described above require  $V_{CCO}$  and/or  $V_{REF}$  voltages. These voltages are externally connected to device pins that serve groups of IOBs, called banks. Consequently, restrictions exist about which I/O standards can be combined within a given bank.

Eight I/O banks result from separating each edge of the FPGA into two banks (see Figure 3). Each bank has multiple  $V_{\rm CCO}$  pins which must be connected to the same voltage. Voltage is determined by the output standards in use.



DS001\_03\_060100

Figure 3: Spartan-II I/O Banks

Within a bank, output standards may be mixed only if they use the same  $V_{CCO}$ . Compatible standards are shown in Table 4. GTL and GTL+ appear under all voltages because their open-drain outputs do not depend on  $V_{CCO}$ .

Table 4: Compatible Output Standards

v <sub>cco</sub>	Compatible Standards
3.3V	PCI, LVTTL, SSTL3 I, SSTL3 II, CTT, AGP, GTL, GTL+
2.5V	SSTL2 I, SSTL2 II, LVCMOS2, GTL, GTL+
1.5V	HSTL I, HSTL III, HSTL IV, GTL, GTL+

Some input standards require a user-supplied threshold voltage, V<sub>REF</sub>. In this case, certain user-I/O pins are

automatically configured as inputs for the  $V_{\text{REF}}$  voltage. About one in six of the I/O pins in the bank assume this role.

 $V_{REF}$  pins within a bank are interconnected internally and consequently only one  $V_{REF}$  voltage can be used within each bank. All  $V_{REF}$  pins in the bank, however, must be connected to the external voltage source for correct operation.

In a bank, inputs requiring  $V_{REF}$  can be mixed with those that do not but only one  $V_{REF}$  voltage may be used within a bank. Input buffers that use  $V_{REF}$  are not 5V tolerant. LVTTL, LVCMOS2, and PCI are 5V tolerant. The  $V_{CCO}$  and  $V_{RFF}$  pins for each bank appear in the device pinout tables.

Within a given package, the number of  $V_{REF}$  and  $V_{CCO}$  pins can vary depending on the size of device. In larger devices, more I/O pins convert to  $V_{REF}$  pins. Since these are always a superset of the  $V_{REF}$  pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device. All  $V_{REF}$  pins for the largest device anticipated must be connected to the  $V_{REF}$  voltage, and not used for I/O.

### Independent Banks Available

Package	VQ100	CS144	FG256
	PQ208	TQ144	FG456
Independent Banks	1	4	8

# **Configurable Logic Block**

The basic building block of the Spartan-II FPGA CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and storage element. Output from the function generator in each LC drives the CLB output and the D input of the flip-flop. Each Spartan-II FPGA CLB contains four LCs, organized in two similar slices; a single slice is shown in Figure 4.

In addition to the four basic LCs, the Spartan-II FPGA CLB contains logic that combines function generators to provide functions of five or six inputs.

### Look-Up Tables

Spartan-II FPGA function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16 x 1-bit dual-port synchronous RAM.

The Spartan-II FPGA LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.






Figure 7: BUFT Connections to Dedicated Horizontal Bus Lines

### **Clock Distribution**

The Spartan-II family provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 8.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.

Four dedicated clock pads are provided, one adjacent to each of the global buffers. The input to the global buffer is selected either from these pads or from signals in the general purpose routing. Global clock pins do not have the option for internal, weak pull-up resistors.




Figure 8: Global Clock Distribution Network

# Delay-Locked Loop (DLL)

Associated with each global clock input buffer is a fully digital Delay-Locked Loop (DLL) that can eliminate skew between the clock input pad and internal clock-input pins throughout the device. Each DLL can drive two global clock

networks. The DLL monitors the input clock and the distributed clock, and automatically adjusts a clock delay element. Additional delay is introduced such that clock edges reach internal flip-flops exactly one clock period after they arrive at the input. This closed-loop system effectively eliminates clock-distribution delay by ensuring that clock edges arrive at internal flip-flops in synchronism with clock edges arriving at the input.

In addition to eliminating clock-distribution delay, the DLL provides advanced control of multiple clock domains. The DLL provides four quadrature phases of the source clock, can double the clock, or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16. It has six outputs.

The DLL also operates as a clock mirror. By driving the output from a DLL off-chip and then back on again, the DLL can be used to deskew a board level clock among multiple Spartan-II devices.

In order to guarantee that the system clock is operating correctly prior to the FPGA starting up after configuration, the DLL can delay the completion of the configuration process until after it has achieved lock.

### **Boundary Scan**

Spartan-II devices support all the mandatory boundaryscan instructions specified in the IEEE standard 1149.1. A Test Access Port (TAP) and registers are provided that implement the EXTEST, SAMPLE/PRELOAD, and BYPASS instructions. The TAP also supports two USERCODE instructions and internal scan chains.

The TAP uses dedicated package pins that always operate using LVTTL. For TDO to operate using LVTTL, the  $V_{CCO}$  for Bank 2 must be 3.3V. Otherwise, TDO switches rail-to-rail between ground and  $V_{CCO}$ . TDI, TMS, and TCK have a default internal weak pull-up resistor, and TDO has no default resistor. Bitstream options allow setting any of the four TAP pins to have an internal pull-up, pull-down, or neither.



Boundary-scan operation is independent of individual IOB configurations, and unaffected by package type. All IOBs, including unbonded ones, are treated as independent 3-state bidirectional pins in a single scan chain. Retention of the bidirectional test capability after configuration facilitates the testing of external interconnections.

Table 7 lists the boundary-scan instructions supported in Spartan-II FPGAs. Internal signals can be captured during EXTEST by connecting them to unbonded or unused IOBs. They may also be connected to the unused outputs of IOBs defined as unidirectional input pins.

Table 7: Boundary-Scan Instructions

Boundary-Scan Command	Binary Code[4:0]	Description
EXTEST	00000	Enables boundary-scan EXTEST operation
SAMPLE	00001	Enables boundary-scan SAMPLE operation
USR1	00010	Access user-defined register 1
USR2	00011	Access user-defined register 2
CFG_OUT	00100	Access the configuration bus for Readback
CFG_IN	00101	Access the configuration bus for Configuration
INTEST	00111	Enables boundary-scan INTEST operation
USRCODE	01000	Enables shifting out USER code
IDCODE	01001	Enables shifting out of ID Code
HIZ	01010	Disables output pins while enabling the Bypass Register
JSTART	01100	Clock the start-up sequence when StartupClk is TCK
BYPASS	11111	Enables BYPASS
RESERVED	All other codes	Xilinx <sup>®</sup> reserved instructions

The public boundary-scan instructions are available prior to configuration. After configuration, the public instructions remain available together with any USERCODE instructions installed during the configuration. While the SAMPLE and BYPASS instructions are available during configuration, it is recommended that boundary-scan operations not be performed during this transitional period.

In addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.

To facilitate internal scan chains, the User Register provides three outputs (Reset, Update, and Shift) that represent the corresponding states in the boundary-scan internal state machine.



By default, these operations are synchronized to CCLK. The entire start-up sequence lasts eight cycles, called C0-C7, after which the loaded design is fully functional. The default timing for start-up is shown in the top half of Figure 13. The four operations can be selected to switch on any CCLK cycle C1-C6 through settings in the Xilinx software. Heavy lines show default settings.




Figure 13: Start-Up Waveforms

The bottom half of Figure 13 shows another commonly used version of the start-up timing known as Sync-to-DONE. This version makes the GTS, GSR, and GWE events conditional upon the DONE pin going High. This timing is important for a daisy chain of multiple FPGAs in serial mode, since it ensures that all FPGAs go through start-up together, after all their DONE pins have gone High.

Sync-to-DONE timing is selected by setting the GTS, GSR, and GWE cycles to a value of DONE in the configuration options. This causes these signals to transition one clock cycle after DONE externally transitions High.

### **Serial Modes**

There are two serial configuration modes: In Master Serial mode, the FPGA controls the configuration process by driving CCLK as an output. In Slave Serial mode, the FPGA passively receives CCLK as an input from an external agent (e.g., a microprocessor, CPLD, or second FPGA in master mode) that is controlling the configuration process. In both modes, the FPGA is configured by loading one bit per CCLK cycle. The MSB of each configuration data byte is always written to the DIN pin first.

See Figure 14 for the sequence for loading data into the Spartan-II FPGA serially. This is an expansion of the "Load Configuration Data Frames" block in Figure 11. Note that  $\overline{\text{CS}}$  and  $\overline{\text{WRITE}}$  normally are not used during serial configuration. To ensure successful loading of the FPGA, do not toggle  $\overline{\text{WRITE}}$  with  $\overline{\text{CS}}$  Low during serial configuration.




Figure 14: Loading Serial Mode Configuration Data



# **Design Considerations**

This section contains more detailed design information on the following features:

- Delay-Locked Loop . . . see page 27
- Block RAM . . . see page 32
- Versatile I/O . . . see page 36

# **Using Delay-Locked Loops**

The Spartan-II FPGA family provides up to four fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits which provide zero propagation delay, low clock skew between output clock signals distributed throughout the device, and advanced clock domain control. These dedicated DLLs can be used to implement several circuits that improve and simplify system level design.

#### Introduction

Quality on-chip clock distribution is important. Clock skew and clock delay impact device performance and the task of managing clock skew and clock delay with conventional clock trees becomes more difficult in large devices. The Spartan-II family of devices resolve this potential problem by providing up to four fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits which provide zero propagation delay and low clock skew between output clock signals distributed throughout the device.

Each DLL can drive up to two global clock routing networks within the device. The global clock distribution network minimizes clock skews due to loading differences. By monitoring a sample of the DLL output clock, the DLL can compensate for the delay on the routing network, effectively eliminating the delay from the external input port to the individual clock loads within the device.

In addition to providing zero delay with respect to a user source clock, the DLL can provide multiple phases of the source clock. The DLL can also act as a clock doubler or it can divide the user source clock by up to 16.

Clock multiplication gives the designer a number of design alternatives. For instance, a 50 MHz source clock doubled by the DLL can drive an FPGA design operating at 100 MHz. This technique can simplify board design because the clock path on the board no longer distributes such a high-speed signal. A multiplied clock also provides designers the option of time-domain-multiplexing, using one circuit twice per clock cycle, consuming less area than two copies of the same circuit.

The DLL can also act as a clock mirror. By driving the DLL output off-chip and then back in again, the DLL can be used to de-skew a board level clock between multiple devices.

In order to guarantee the system clock establishes prior to the device "waking up," the DLL can delay the completion of the device configuration process until after the DLL achieves lock.

By taking advantage of the DLL to remove on-chip clock delay, the designer can greatly simplify and improve system level design involving high-fanout, high-performance clocks.

# **Library DLL Primitives**

Figure 22 shows the simplified Xilinx library DLL macro, BUFGDLL. This macro delivers a quick and efficient way to provide a system clock with zero propagation delay throughout the device. Figure 23 and Figure 24 show the two library DLL primitives. These primitives provide access to the complete set of DLL features when implementing more complex applications.




Figure 22: Simplified DLL Macro BUFGDLL




Figure 23: Standard DLL Primitive CLKDLL




Figure 24: High-Frequency DLL Primitive CLKDLLHF



### Startup Delay Property


This property, STARTUP\_WAIT, takes on a value of TRUE or FALSE (the default value). When TRUE the Startup Sequence following device configuration is paused at a user-specified point until the DLL locks. XAPP176: Configuration and Readback of the Spartan-II and Spartan-IIE Families explains how this can result in delaying the assertion of the DONE pin until the DLL locks.

#### **DLL Location Constraints**

The DLLs are distributed such that there is one DLL in each corner of the device. The location constraint LOC, attached to the DLL primitive with the numeric identifier 0, 1, 2, or 3, controls DLL location. The orientation of the four DLLs and their corresponding clock resources appears in Figure 27.

The LOC property uses the following form.

LOC = DLL2



DS001\_27\_061308

Figure 27: Orientation of DLLs

# **Design Considerations**

Use the following design considerations to avoid pitfalls and improve success designing with Xilinx devices.

### Input Clock

The output clock signal of a DLL, essentially a delayed version of the input clock signal, reflects any instability on the input clock in the output waveform. For this reason the quality of the DLL input clock relates directly to the quality of the output clock waveforms generated by the DLL. The DLL input clock requirements are specified in the "DLL Timing Parameters" section of the data sheet.

In most systems a crystal oscillator generates the system clock. The DLL can be used with any commercially available quartz crystal oscillator. For example, most crystal oscillators produce an output waveform with a frequency tolerance of 100 PPM, meaning 0.01 percent change in the

clock period. The DLL operates reliably on an input waveform with a frequency drift of up to 1 ns — orders of magnitude in excess of that needed to support any crystal oscillator in the industry. However, the cycle-to-cycle jitter must be kept to less than 300 ps in the low frequencies and 150 ps for the high frequencies.

### Input Clock Changes

Changing the period of the input clock beyond the maximum drift amount requires a manual reset of the CLKDLL. Failure to reset the DLL will produce an unreliable lock signal and output clock.

It is possible to stop the input clock in a way that has little impact to the DLL. Stopping the clock should be limited to less than approximately 100 µs to keep device cooling to a minimum and maintain the validity of the current tap setting. The clock should be stopped during a Low phase, and when restored the full High period should be seen. During this time LOCKED will stay High and remain High when the clock is restored. If these conditions may not be met in the design, apply a manual reset to the DLL after re-starting the input clock, even if the LOCKED signal has not changed.

When the clock is stopped, one to four more clocks will still be observed as the delay line is flushed. When the clock is restarted, the output clocks will not be observed for one to four clocks as the delay line is filled. The most common case will be two or three clocks.

In a similar manner, a phase shift of the input clock is also possible. The phase shift will propagate to the output one to four clocks after the original shift, with no disruption to the CLKDLL control.

### **Output Clocks**

As mentioned earlier in the DLL pin descriptions, some restrictions apply regarding the connectivity of the output pins. The DLL clock outputs can drive an OBUF, a global clock buffer BUFG, or route directly to destination clock pins. The only BUFGs that the DLL clock outputs can drive are the two on the same edge of the device (top or bottom). One DLL output can drive more than one OBUF; however, this adds skew.

Do not use the DLL output clock signals until after activation of the LOCKED signal. Prior to the activation of the LOCKED signal, the DLL output clocks are not valid and can exhibit glitches, spikes, or other spurious movement.



At the third rising edge of CLKA, the  $T_{BCCS}$  parameter is violated with two writes to memory location 0x0F. The DOA and DOB busses reflect the contents of the DIA and DIB busses, but the stored value at 0x7E is invalid.

At the fourth rising edge of CLKA, a read operation is performed at memory location 0x0F and invalid data is present on the DOA bus. Port B also executes a read operation to memory location 0x0F and also reads invalid data.

At the fifth rising edge of CLKA a read operation is performed that does not violate the  $T_{BCCS}$  parameter to the previous write of 0x7E by Port B. THe DOA bus reflects the recently written value by Port B.

### Initialization

The block RAM memory can initialize during the device configuration sequence. The 16 initialization properties of 64 hex values each (a total of 4096 bits) set the initialization of each RAM. These properties appear in Table 14. Any initialization properties not explicitly set configure as zeros. Partial initialization strings pad with zeros. Initialization strings greater than 64 hex values generate an error. The RAMs can be simulated with the initialization values using generics in VHDL simulators and parameters in Verilog simulators.

### Initialization in VHDL

The block RAM structures may be initialized in VHDL for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the VHDL code uses a generic to pass the initialization.

# Initialization in Verilog

The block RAM structures may be initialized in Verilog for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the Verilog code uses a defparam to pass the initialization.

### **Block Memory Generation**

The CORE Generator™ software generates memory structures using the block RAM features. This program outputs VHDL or Verilog simulation code templates and an EDIF file for inclusion in a design.

Table 14: RAM Initialization Properties

Property	Memory Cells
INIT_00	255 to 0
INIT_01	511 to 256
INIT_02	767 to 512
INIT_03	1023 to 768
INIT_04	1279 to 1024

Table 14: RAM Initialization Properties

Property	Memory Cells
INIT_05	1535 to 1280
INIT_06	1791 to 1536
INIT_07	2047 to 1792
INIT_08	2303 to 2048
INIT_09	2559 to 2304
INIT_0a	2815 to 2560
INIT_0b	3071 to 2816
INIT_0c	3327 to 3072
INIT_0d	3583 to 3328
INIT_0e	3839 to 3584
INIT_0f	4095 to 3840

For design examples and more information on using the Block RAM, see <u>XAPP173</u>, *Using Block SelectRAM+ Memory in Spartan-II FPGAs*.

# **Using Versatile I/O**

The Spartan-II FPGA family includes a highly configurable, high-performance I/O resource called Versatile I/O to provide support for a wide variety of I/O standards. The Versatile I/O resource is a robust set of features including programmable control of output drive strength, slew rate, and input delay and hold time. Taking advantage of the flexibility and Versatile I/O features and the design considerations described in this document can improve and simplify system level design.

#### Introduction

As FPGAs continue to grow in size and capacity, the larger and more complex systems designed for them demand an increased variety of I/O standards. Furthermore, as system clock speeds continue to increase, the need for high-performance I/O becomes more important. While chip-to-chip delays have an increasingly substantial impact on overall system speed, the task of achieving the desired system performance becomes more difficult with the proliferation of low-voltage I/O standards. Versatile I/O, the revolutionary input/output resources of Spartan-II devices, has resolved this potential problem by providing a highly configurable, high-performance alternative to the I/O resources of more conventional programmable devices. The Spartan-II FPGA Versatile I/O features combine the flexibility and time-to-market advantages of programmable logic with the high performance previously available only with ASICs and custom ICs.


Each Versatile I/O block can support up to 16 I/O standards. Supporting such a variety of I/O standards allows the



the LOC property is described below. Table 16 summarizes the input standards compatibility requirements.

An optional delay element is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay element by default activates to ensure a zero hold-time requirement. The NODELAY=TRUE property overrides this default.

When the IBUF does not drive a flip-flop within the IOB, the delay element de-activates by default to provide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property.



DS001\_03\_060100

Figure 36: I/O Banks

**Table 16: Xilinx Input Standards Compatibility Requirements** 

Rule 1	All differential amplifier input signals within a bank are required to be of the same standard.
Rule 2	There are no placement restrictions for inputs with standards that require a single-ended input buffer.

#### **IBUFG**

Signals used as high fanout clock inputs to the Spartan-II device should drive a global clock input buffer (IBUFG) via an external input port in order to take advantage of one of the four dedicated global clock distribution networks. The output of the IBUFG primitive can

only drive a CLKDLL, CLKDLLHF, or a BUFG primitive. The generic IBUFG primitive appears in Figure 37.




Figure 37: Global Clock Input Buffer (IBUFG) Primitive

DS001 37 061200

With no extension or property specified for the generic IBUFG primitive, the assumed standard is LVTTL.

The voltage reference signal is "banked" within the Spartan-II device on a half-edge basis such that for all packages there are eight independent  $V_{REF}$  banks internally. See Figure 36 for a representation of the I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a  $V_{REF}$  input.

IBUFG placement restrictions require any differential amplifier input signals within a bank be of the same standard. The LOC property can specify a location for the IBUFG.

As an added convenience, the BUFGP can be used to instantiate a high fanout clock input. The BUFGP primitive represents a combination of the LVTTL IBUFG and BUFG primitives, such that the output of the BUFGP can connect directly to the clock pins throughout the design.

The Spartan-II FPGA BUFGP primitive can only be placed in a global clock pad location. The LOC property can specify a location for the BUFGP.

### **OBUF**

An OBUF must drive outputs through an external output port. The generic output buffer (OBUF) primitive appears in Figure 38.




Figure 38: Output Buffer (OBUF) Primitive

With no extension or property specified for the generic OBUF primitive, the assumed standard is slew rate limited LVTTL with 12 mA drive strength.

The LVTTL OBUF additionally can support one of two slew rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus transients when switching non-critical signals.



#### LVTTL

LVTTL requires no termination. DC voltage specifications appears in Table 32 for the LVTTL standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Table 32: LVTTL Voltage Specifications

Parameter	Min	Тур	Max
V <sub>CCO</sub>	3.0	3.3	3.6
V <sub>REF</sub>	-	-	-
V <sub>TT</sub>	-	-	-
V <sub>IH</sub>	2.0	-	5.5
V <sub>IL</sub>	-0.5	-	0.8
V <sub>OH</sub>	2.4	-	-
V <sub>OL</sub>	-	-	0.4
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-24	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	24	-	-

#### Notes

#### LVCMOS2

LVCMOS2 requires no termination. DC voltage specifications appear in Table 33 for the LVCMOS2 standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Table 33: LVCMOS2 Voltage Specifications

Parameter	Min	Тур	Max
V <sub>CCO</sub>	2.3	2.5	2.7
V <sub>REF</sub>	-	-	-
V <sub>TT</sub>	-	-	-
V <sub>IH</sub>	1.7	-	5.5
V <sub>IL</sub>	-0.5	-	0.7
V <sub>OH</sub>	1.9	-	-
V <sub>OL</sub>	-	-	0.4
I <sub>OH</sub> at V <sub>OH</sub> (mA)	-12	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	12	-	-

### AGP-2X

The specification for the AGP-2X standard does not document a recommended termination technique. DC voltage specifications appear in Table 34 for the AGP-2X standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Table 34: AGP-2X Voltage Specifications

Parameter	Min	Тур	Max
V <sub>CCO</sub>	3.0	3.3	3.6
$V_{REF} = N \times V_{CCO}^{(1)}$	1.17	1.32	1.48
V <sub>TT</sub>	-	-	-
$V_{IH} \ge V_{REF} + 0.2$	1.37	1.52	-
$V_{IL} \le V_{REF} - 0.2$	-	1.12	1.28
$V_{OH} \ge 0.9 \times V_{CCO}$	2.7	3.0	-
$V_{OL} \le 0.1 \times V_{CCO}$	-	0.33	0.36
I <sub>OH</sub> at V <sub>OH</sub> (mA)	Note 2	-	-
I <sub>OL</sub> at V <sub>OL</sub> (mA)	Note 2	-	-

#### Notes:

- N must be greater than or equal to 0.39 and less than or equal to 0.41.
- 2. Tested according to the relevant specification.

For design examples and more information on using the I/O, see XAPP179, Using SelectIO Interfaces in Spartan-II and Spartan-IIE FPGAs.

<sup>1.</sup> V<sub>OL</sub> and V<sub>OH</sub> for lower drive currents sample tested.



# Spartan-II FPGA Family: DC and Switching Characteristics

DS001-3 (v2.8) June 13, 2008

**Product Specification** 

### **Definition of Terms**

In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

**Advance:** Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

**Unmarked:** Specifications not identified as either Advance or Preliminary are to be considered Final.

Except for pin-to-pin input and output parameters, the AC parameter delay specifications included in this document are derived from measuring internal test patterns. All limits are representative of worst-case supply voltage and junction temperature conditions. Typical numbers are based on measurements taken at a nominal V<sub>CCINT</sub> level of 2.5V and a junction temperature of 25°C. The parameters included are common to popular designs and typical applications. **All specifications are subject to change without notice.** 

# **DC Specifications**

# Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Descriptio	n	Min	Max	Units
V <sub>CCINT</sub>	Supply voltage relative to GND <sup>(2)</sup>		-0.5	3.0	V
V <sub>cco</sub>	Supply voltage relative to GND <sup>(2)</sup>		-0.5	4.0	V
V <sub>REF</sub>	Input reference voltage		-0.5	3.6	V
V <sub>IN</sub>	Input voltage relative to GND <sup>(3)</sup>	5V tolerant I/O <sup>(4)</sup>	-0.5	5.5	V
		No 5V tolerance <sup>(5)</sup>	-0.5	V <sub>CCO</sub> + 0.5	V
V <sub>TS</sub>	Voltage applied to 3-state output	5V tolerant I/O <sup>(4)</sup>	-0.5	5.5	V
		No 5V tolerance <sup>(5)</sup>	-0.5	V <sub>CCO</sub> + 0.5	V
T <sub>STG</sub>	Storage temperature (ambient)		-65	+150	°C
TJ	Junction temperature		-	+125	°C

#### Notes:

- 1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
- Power supplies may turn on in any order.
- 3. V<sub>IN</sub> should not exceed V<sub>CCO</sub> by more than 3.6V over extended periods of time (e.g., longer than a day).
- 4. Spartan®-II device I/Os are 5V Tolerant whenever the LVTTL, LVCMOS2, or PCI33\_5 signal standard has been selected. With 5V Tolerant I/Os selected, the Maximum DC overshoot must be limited to either +5.5V or 10 mA, and undershoot must be limited to either -0.5V or 10 mA, whichever is easier to achieve. The Maximum AC conditions are as follows: The device pins may undershoot to -2.0V or overshoot to +7.0V, provided this over/undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.
- 5. Without 5V Tolerant I/Os selected, the Maximum DC overshoot must be limited to either V<sub>CCO</sub> + 0.5V or 10 mA, and undershoot must be limited to –0.5V or 10 mA, whichever is easier to achieve. The Maximum AC conditions are as follows: The device pins may undershoot to –2.0V or overshoot to V<sub>CCO</sub> + 2.0V, provided this over/undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.
- 6. For soldering guidelines, see the <u>Packaging Information</u> on the Xilinx<sup>®</sup> web site.

© 2000-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.



### **Power-On Requirements**

Spartan-II FPGAs require that a minimum supply current  $I_{CCPO}$  be provided to the  $V_{CCINT}$  lines for a successful power-on. If more current is available, the FPGA can consume more than  $I_{CCPO}$  minimum, though this cannot adversely affect reliability.

A maximum limit for  $I_{CCPO}$  is not specified. Therefore the use of foldback/crowbar supplies and fuses deserves special attention. In these cases, limit the  $I_{CCPO}$  current to a level below the trip point for over-current protection in order to avoid inadvertently shutting down the supply.

		1			de 0321	Old Requirements <sup>(1)</sup> For Devices with Date Code before 0321		
Symbol	Description	Junction Temperature <sup>(2)</sup>	Device Temperature Grade	Min	Max	Min	Max	Units
I <sub>CCPO</sub> (3)	Total V <sub>CCINT</sub> supply	$-40^{\circ}\text{C} \le T_{J} < -20^{\circ}\text{C}$	Industrial	1.50	-	2.00	-	Α
	current required	$-20^{\circ}\text{C} \le T_{\text{J}} < 0^{\circ}\text{C}$	Industrial	1.00	-	2.00	-	Α
	during power-on	$0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$	Commercial	0.25	-	0.50	-	Α
		$85^{\circ}\text{C} < \text{T}_{\text{J}} \le 100^{\circ}\text{C}$	Industrial	0.50	-	0.50	-	Α
T <sub>CCPO</sub> <sup>(4,5)</sup>	V <sub>CCINT</sub> ramp time	–40°C≤ T <sub>J</sub> ≤ 100°C	All	-	50	-	50	ms

#### Notes:

- 1. The date code is printed on the top of the device's package. See the "Device Part Marking" section in Module 1.
- 2. The expected T<sub>J</sub> range for the design determines the I<sub>CCPO</sub> minimum requirement. Use the applicable ranges in the junction temperature column to find the associated current values in the appropriate new or old requirements column according to the date code. Then choose the highest of these current values to serve as the minimum I<sub>CCPO</sub> requirement that must be met. For example, if the junction temperature for a given design is -25°C ≤ T<sub>J</sub> ≤ 75°C, then the new minimum I<sub>CCPO</sub> requirement is 1.5A. If 5°C ≤ T<sub>J</sub> ≤ 90°C, then the new minimum I<sub>CCPO</sub> requirement is 0.5A.
- 3. The I<sub>CCPO</sub> requirement applies for a brief time (commonly only a few milliseconds) when V<sub>CCINT</sub> ramps from 0 to 2.5V.
- The ramp time is measured from GND to V<sub>CCINT</sub> max on a fully loaded board.
- 5. During power-on, the V<sub>CCINT</sub> ramp must increase steadily in voltage with no dips.
- 6. For more information on designing to meet the power-on specifications, refer to the application note <a href="XAPP450">XAPP450 "Power-On Current Requirements for the Spartan-II and Spartan-IIE Families"</a>

## **DC Input and Output Levels**

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $V_{OL}$  and  $V_{OH}$  are guaranteed output voltages over the recommended operating conditions. Only selected standards are tested. These are chosen to ensure that all

standards meet their specifications. The selected standards are tested at minimum  $V_{CCO}$  with the respective  $I_{OL}$  and  $I_{OH}$  currents shown. Other standards are sample tested.

Input/Output		V <sub>IL</sub>	V	İH	V <sub>OL</sub>	V <sub>OH</sub>	l <sub>OL</sub>	I <sub>OH</sub>
Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTL <sup>(1)</sup>	-0.5	0.8	2.0	5.5	0.4	2.4	24	-24
LVCMOS2	-0.5	0.7	1.7	5.5	0.4	1.9	12	-12
PCI, 3.3V	-0.5	44% V <sub>CCINT</sub>	60% V <sub>CCINT</sub>	V <sub>CCO</sub> + 0.5	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	Note (2)	Note (2)
PCI, 5.0V	-0.5	0.8	2.0	5.5	0.55	2.4	Note (2)	Note (2)
GTL	-0.5	V <sub>REF</sub> - 0.05	V <sub>REF</sub> + 0.05	3.6	0.4	N/A	40	N/A
GTL+	-0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.6	N/A	36	N/A
HSTL I	-0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCO</sub> - 0.4	8	-8
HSTL III	-0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCO</sub> - 0.4	24	-8
HSTL IV	-0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCO</sub> - 0.4	48	-8
SSTL3 I	-0.5	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.6	V <sub>REF</sub> + 0.6	8	-8
SSTL3 II	-0.5	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.8	V <sub>REF</sub> + 0.8	16	-16
SSTL2 I	-0.5	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.6	V <sub>REF</sub> + 0.6	7.6	-7.6
SSTL2 II	-0.5	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.8	V <sub>REF</sub> + 0.8	15.2	-15.2



Input/Output		V <sub>IL</sub>	V <sub>IH</sub>		V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA		
CTT	-0.5	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> – 0.4	V <sub>REF</sub> + 0.4	8	-8		
AGP	-0.5	V <sub>REF</sub> – 0.2	V <sub>REF</sub> + 0.2	3.6	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	Note (2)	Note (2)		

#### Notes:

- V<sub>OL</sub> and V<sub>OH</sub> for lower drive currents are sample tested. 1.
- Tested according to the relevant specifications.

# Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan-II devices unless otherwise noted.

# Global Clock Input to Output Delay for LVTTL, with DLL (Pin-to-Pin)(1)

			S	peed Grad		
			All	-6	-5	
Symbol	Description	Device	Min	Max	Max	Units
TICKOFDLL	Global clock input to output delay using output flip-flop for LVTTL, 12 mA, fast slew rate, with DLL.	All		2.9	3.3	ns

#### Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- Output timing is measured at 1.4V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values. For other I/O standards and different loads, see the tables "Constants for Calculating TIOOP" and "Delay Measurement Methodology," page 60.
- DLL output jitter is already included in the timing calculation.
- For data output with different standards, adjust delays with the values shown in "IOB Output Delay Adjustments for Different Standards," page 59. For a global clock input with standards other than LVTTL, adjust delays with values from the "I/O Standard Global Clock Input Adjustments," page 61.

# Global Clock Input to Output Delay for LVTTL, without DLL (Pin-to-Pin)(1)

				Speed Grade	9	
			All	-6	-5	
Symbol	Description	Device	Min	Max	Max	Units
T <sub>ICKOF</sub>	Global clock input to output delay	XC2S15		4.5	5.4	ns
	using output flip-flop for LVTTL,	XC2S30		4.5	5.4	ns
	12 mA, fast slew rate, without DLL.	XC2S50		4.5	5.4	ns
		XC2S100		4.6	5.5	ns
		XC2S150		4.6	5.5	ns
		XC2S200		4.7	5.6	ns

#### Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- Output timing is measured at 1.4V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values. For other I/O standards and different loads, see the tables "Constants for Calculating TIOOP" and "Delay Measurement Methodology," page 60.
- For data output with different standards, adjust delays with the values shown in "IOB Output Delay Adjustments for Different Standards," page 59. For a global clock input with standards other than LVTTL, adjust delays with values from the "I/O Standard Global Clock Input Adjustments," page 61.

DS001-3 (v2.8) June 13, 2008 www.xilinx.com 54



# Clock Distribution Guidelines<sup>(1)</sup>

		Speed	Speed Grade		
		-6	-5		
Symbol	Description	Max	Max	Units	
GCLK Clock Skew					
T <sub>GSKEWIOB</sub>	Global clock skew between IOB flip-flops	0.13	0.14	ns	

#### Notes:

# **Clock Distribution Switching Characteristics**

T<sub>GPIO</sub> is specified for LVTTL levels. For other standards, adjust T<sub>GPIO</sub> with the values shown in "I/O Standard Global Clock Input Adjustments".

			Speed Grade		
		-6	-5		
Symbol	Description	Description Max			
GCLK IOB and Bu	ffer				
T <sub>GPIO</sub>	Global clock pad to output	0.7	0.8	ns	
T <sub>GIO</sub>	Global clock buffer I input to O output	0.7	0.8	ns	

### I/O Standard Global Clock Input Adjustments

Delays associated with a global clock input pad are specified for LVTTL levels. For other standards, adjust the delays by the values shown. A delay adjusted in this way constitutes a worst-case limit.

			Speed	Grade				
Symbol	Description	Standard	-6	-5	Units			
Data Input Delay A	Data Input Delay Adjustments							
T <sub>GPLVTTL</sub>	Standard-specific global clock	LVTTL	0	0	ns			
T <sub>GPLVCMOS2</sub>	input delay adjustments	LVCMOS2	-0.04	-0.05	ns			
T <sub>GPPCl33_3</sub>		PCI, 33 MHz, 3.3V	-0.11	-0.13	ns			
T <sub>GPPCl33_5</sub>		PCI, 33 MHz, 5.0V	0.26	0.30	ns			
T <sub>GPPCI66_3</sub>		PCI, 66 MHz, 3.3V	-0.11	-0.13	ns			
T <sub>GPGTL</sub>		GTL	0.80	0.84	ns			
T <sub>GPGTLP</sub>		GTL+	0.71	0.73	ns			
T <sub>GPHSTL</sub>		HSTL	0.63	0.64	ns			
T <sub>GPSSTL2</sub>		SSTL2	0.52	0.51	ns			
T <sub>GPSSTL3</sub>		SSTL3	0.56	0.55	ns			
T <sub>GPCTT</sub>	_	CTT	0.62	0.62	ns			
T <sub>GPAGP</sub>		AGP	0.54	0.53	ns			


#### Notes:

Input timing for GPLVTTL is measured at 1.4V. For other I/O standards, see the table "Delay Measurement Methodology," page 60.

These clock distribution delays are provided for guidance only. They reflect the delays encountered in a typical design under worst-case conditions. Precise values for a particular design are provided by the timing analyzer.



Period Tolerance: the allowed input clock period change in nanoseconds.



Output Jitter: the difference between an ideal reference clock edge and the actual design.

Phase Offset and Maximum Phase Difference

Actual Period

Actual Period

Phase Offset

Maximum

Phase Difference

+ Phase Offset

Figure 52: Period Tolerance and Clock Jitter



# **CLB Switching Characteristics**

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

			Spee	d Grade		
		-6	6		5	
Symbol	Description	Min	Max	Min	Max	Units
Combinatorial Dela	ays					
T <sub>ILO</sub>	4-input function: F/G inputs to X/Y outputs	-	0.6	-	0.7	ns
T <sub>IF5</sub>	5-input function: F/G inputs to F5 output	-	0.7	-	0.9	ns
T <sub>IF5X</sub>	5-input function: F/G inputs to X output	-	0.9	-	1.1	ns
T <sub>IF6Y</sub>	6-input function: F/G inputs to Y output via F6 MUX	-	1.0	-	1.1	ns
T <sub>F5INY</sub>	6-input function: F5IN input to Y output	-	0.4	-	0.4	ns
T <sub>IFNCTL</sub>	Incremental delay routing through transparent latch to XQ/YQ outputs	-	0.7	-	0.9	ns
T <sub>BYYB</sub>	BY input to YB output	-	0.6	-	0.7	ns
Sequential Delays	1					
T <sub>CKO</sub>	FF clock CLK to XQ/YQ outputs	-	1.1	-	1.3	ns
T <sub>CKLO</sub>	Latch clock CLK to XQ/YQ outputs	-	1.2	-	1.5	ns
Setup/Hold Times	with Respect to Clock CLK <sup>(1)</sup>					
T <sub>ICK</sub> / T <sub>CKI</sub>	4-input function: F/G inputs	1.3 / 0	-	1.4 / 0	-	ns
T <sub>IF5CK</sub> / T <sub>CKIF5</sub>	5-input function: F/G inputs	1.6 / 0	-	1.8 / 0	-	ns
T <sub>F5INCK</sub> / T <sub>CKF5IN</sub>	6-input function: F5IN input	1.0 / 0	-	1.1 / 0	-	ns
T <sub>IF6CK</sub> / T <sub>CKIF6</sub>	6-input function: F/G inputs via F6 MUX	1.6 / 0	-	1.8 / 0	-	ns
T <sub>DICK</sub> / T <sub>CKDI</sub>	BX/BY inputs	0.8 / 0	-	0.8 / 0	-	ns
T <sub>CECK</sub> / T <sub>CKCE</sub>	CE input	0.9 / 0	-	0.9 / 0	-	ns
T <sub>RCK</sub> / T <sub>CKR</sub>	SR/BY inputs (synchronous)	0.8 / 0	-	0.8/0	-	ns
Clock CLK						
T <sub>CH</sub>	Minimum pulse width, High	-	1.9	-	1.9	ns
T <sub>CL</sub>	Minimum pulse width, Low	-	1.9	-	1.9	ns
Set/Reset						
T <sub>RPW</sub>	Minimum pulse width, SR/BY inputs	3.1	-	3.1	-	ns
$T_RQ$	Delay from SR/BY inputs to XQ/YQ outputs (asynchronous)		1.1	-	1.3	ns
T <sub>IOGSRQ</sub>	Delay from GSR to XQ/YQ outputs	-	9.9	-	11.7	ns
F <sub>TOG</sub>	Toggle frequency (for export control)	-	263	-	263	MHz

### Notes:

<sup>1.</sup> A zero hold time listing indicates no hold time or a negative hold time.



DS001-4 (v2.8) June 13, 2008

# **Spartan-II FPGA Family: Pinout Tables**

### **Product Specification**

### Introduction

This section describes how the various pins on a Spartan®-II FPGA connect within the supported component packages, and provides device-specific thermal characteristics. Spartan-II FPGAs are available in both standard and Pb-free, RoHS versions of each package, with the Pb-free version adding a "G" to the middle of the package code. Except for the thermal characteristics, all

information for the standard package applies equally to the Pb-free package.

# **Pin Types**

Most pins on a Spartan-II FPGA are general-purpose, user-defined I/O pins. There are, however, different functional types of pins on Spartan-II FPGA packages, as outlined in Table 35.

Table 35: Pin Definitions

Pin Name	Dedicated	Direction	Description
GCK0, GCK1, GCK2, GCK3	No	Input	Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks.
M0, M1, M2	Yes	Input	Mode pins are used to specify the configuration mode.
CCLK	Yes	Input or Output	The configuration Clock I/O pin. It is an input for slave-parallel and slave-serial modes, and output in master-serial mode.
PROGRAM	Yes	Input	Initiates a configuration sequence when asserted Low.
DONE	Yes	Bidirectional	Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output may be open drain.
INIT	No	Bidirectional (Open-drain)	When Low, indicates that the configuration memory is being cleared. This pin becomes a user I/O after configuration.
BUSY/DOUT	No	Output	In Slave Parallel mode, BUSY controls the rate at which configuration data is loaded. This pin becomes a user I/O after configuration unless the Slave Parallel port is retained.
			In serial modes, DOUT provides configuration data to downstream devices in a daisy-chain. This pin becomes a user I/O after configuration.
D0/DIN, D1, D2, D3, D4, D5, D6, D7	No	Input or Output	In Slave Parallel mode, D0-D7 are configuration data input pins. During readback, D0-D7 are output pins. These pins become user I/Os after configuration unless the Slave Parallel port is retained.
			In serial modes, DIN is the single data input. This pin becomes a user I/O after configuration.
WRITE	No	Input	In Slave Parallel mode, the active-low Write Enable signal. This pin becomes a user I/O after configuration unless the Slave Parallel port is retained.
CS	No	Input	In Slave Parallel mode, the active-low Chip Select signal. This pin becomes a user I/O after configuration unless the Slave Parallel port is retained.
TDI, TDO, TMS, TCK	Yes	Mixed	Boundary Scan Test Access Port pins (IEEE 1149.1).
V <sub>CCINT</sub>	Yes	Input	Power supply pins for the internal core logic.
V <sub>CCO</sub>	Yes	Input	Power supply pins for output drivers (subject to banking rules)
V <sub>REF</sub>	No	Input	Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules).
GND	Yes	Input	Ground.
IRDY, TRDY	No	See PCI core documentation	These signals can only be accessed when using Xilinx® PCI cores. If the cores are not used, these pins are available as user I/Os.

© 2000-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.



# **XC2S30 Device Pinouts**

XC2S30 Pad Name						
Function	Bank	VQ100	TQ144	CS144	PQ208	Bndry Scan
GND	-	P1	P143	A1	P1	-
TMS	-	P2	P142	B1	P2	-
I/O	7	P3	P141	C2	P3	113
I/O	7	-	P140	C1	P4	116
I/O	7	-	-	-	P5	119
I/O, V <sub>REF</sub>	7	P4	P139	D4	P6	122
I/O	7	-	P138	D3	P8	125
I/O	7	P5	P137	D2	P9	128
I/O	7	P6	P136	D1	P10	131
GND	-	-	P135	E4	P11	-
V <sub>CCO</sub>	7	-	-	-	P12	-
I/O	7	P7	P134	E3	P14	134
I/O	7	-	P133	E2	P15	137
I/O	7	-	-	-	P16	140
I/O	7	-	-	-	P17	143
I/O	7	-	-	-	P18	146
GND	-	-	-	-	P19	-
I/O, V <sub>REF</sub>	7	P8	P132	E1	P20	149
I/O	7	P9	P131	F4	P21	152
I/O	7	-	P130	F3	P22	155
I/O	7	-	-	-	P23	158
I/O, IRDY <sup>(1)</sup>	7	P10	P129	F2	P24	161
GND	-	P11	P128	F1	P25	-
V <sub>CCO</sub>	7	P12	P127	G2	P26	-
V <sub>CCO</sub>	6	P12	P127	G2	P26	-
I/O, TRDY <sup>(1)</sup>	6	P13	P126	G1	P27	164
V <sub>CCINT</sub>	-	P14	P125	G3	P28	-
I/O	6	-	P124	G4	P29	170
I/O	6	P15	P123	H1	P30	173
I/O, V <sub>REF</sub>	6	P16	P122	H2	P31	176
GND	-	-	-	-	P32	-
I/O	6	-	-	-	P33	179
I/O	6	-	-	-	P34	182
I/O	6	-	-	-	P35	185
I/O	6	-	P121	НЗ	P36	188
I/O	6	P17	P120	H4	P37	191
V <sub>CCO</sub>	6	-	-	-	P39	-
GND	-	-	P119	J1	P40	-
I/O	6	P18	P118	J2	P41	194
I/O	6	P19	P117	J3	P42	197
I/O	6	-	P116	J4	P43	200

# XC2S30 Device Pinouts (Continued)

Function         Bank         VQ100         TQ144         CS144         PQ208         Scan           I/O, VREF         6         P20         P115         K1         P45         203           I/O         6         -         -         -         -         P46         206           I/O         6         -         P114         K2         P47         209           I/O         6         P21         P113         K3         P48         212           I/O         6         P22         P112         L1         P49         215           M1         -         P23         P111         L2         P50         218           GND         -         P24         P110         L3         P51         -           M0         -         P25         P109         M1         P52         219           Vcco         6         P26         P108         M2         P53         -           Vcco         5         P26         P107         N1         P53         -           I/O         5         P27         P106         N2         P54         220           I/O         5	XC2S30 Pad Name						Bndry
I/O		Bank		TQ144	CS144	PQ208	
I/O	I/O, V <sub>REF</sub>	6	P20	P115	K1	P45	203
I/O	I/O	6	-	-	-	P46	206
I/O	I/O	6	-	P114	K2	P47	209
M1	I/O	6	P21	P113	K3	P48	212
GND         -         P24         P110         L3         P51         -           M0         -         P25         P109         M1         P52         219           V <sub>CCO</sub> 6         P26         P108         M2         P53         -           V <sub>CCO</sub> 5         P26         P107         N1         P53         -           M2         -         P27         P106         N2         P54         220           I/O         5         -         P103         K4         P57         227           I/O         5         -         P103         K4         P57         227           I/O         5         -         P101         M4         P61         233           I/O         5         P30         P102         L4         P59         233           I/O         5         P31         P100         N4         P62         239           I/O         5         P31         P100         N4         P62         239           I/O         5         P32         P99         K5         P63         242           GND         -         -         P98<	I/O	6	P22	P112	L1	P49	215
MO         -         P25         P109         M1         P52         219           V <sub>CCO</sub> 6         P26         P108         M2         P53         -           V <sub>CCO</sub> 5         P26         P107         N1         P53         -           M2         -         P27         P106         N2         P54         220           I/O         5         -         P103         K4         P57         227           I/O         5         -         P103         K4         P57         227           I/O         5         -         -         -         P58         230           I/O         5         -         P101         M4         P61         236           I/O         5         P31         P100         N4         P62         239           I/O         5         P32         P99         K5         P63         242           GND         -         -         P98         L5         P64         -           V <sub>CCO</sub> 5         -         -         P65         -           I/O         5         -         P96         N5	M1	-	P23	P111	L2	P50	218
V <sub>CCO</sub> 6         P26         P108         M2         P53         -           V <sub>CCO</sub> 5         P26         P107         N1         P53         -           M2         -         P27         P106         N2         P54         220           I/O         5         -         P103         K4         P57         227           I/O         5         -         -         -         P58         230           I/O         5         -         -         -         P58         230           I/O         5         -         P101         M4         P61         236           I/O         5         P31         P100         N4         P62         239           I/O         5         P31         P100         N4         P62         239           I/O         5         P32         P99         K5         P63         242           GND         -         -         P98         L5         P64         -           V <sub>CCO</sub> 5         -         -         P65         -           I/O         5         -         P96         N5 <td< td=""><td>GND</td><td>-</td><td>P24</td><td>P110</td><td>L3</td><td>P51</td><td>-</td></td<>	GND	-	P24	P110	L3	P51	-
VCCO         5         P26         P107         N1         P53         -           M2         -         P27         P106         N2         P54         220           I/O         5         -         P103         K4         P57         227           I/O         5         -         -         -         P58         230           I/O         5         -         P101         M4         P61         236           I/O         5         P31         P100         N4         P62         239           I/O         5         P31         P100         N4         P62         239           I/O         5         P31         P100         N4         P62         239           I/O         5         P32         P99         K5         P63         242           GND         -         -         P98         L5         P64         -           VCCO         5         -         -         P65         -           VCCINT         -         P33         P97         M5         P66         -           I/O         5         -         P95         K6 <td< td=""><td>M0</td><td>-</td><td>P25</td><td>P109</td><td>M1</td><td>P52</td><td>219</td></td<>	M0	-	P25	P109	M1	P52	219
M2	$V_{CCO}$	6	P26	P108	M2	P53	-
I/O	V <sub>CCO</sub>	5	P26	P107	N1	P53	-
I/O         5         -         -         -         P58         230           I/O, V <sub>REF</sub> 5         P30         P102         L4         P59         233           I/O         5         -         P101         M4         P61         236           I/O         5         P31         P100         N4         P62         239           I/O         5         P32         P99         K5         P63         242           GND         -         -         P98         L5         P64         -           V <sub>CCO</sub> 5         -         -         -         P65         -           V <sub>CCINT</sub> -         P33         P97         M5         P66         -           I/O         5         -         P96         N5         P67         245           I/O         5         -         P95         K6         P68         248           I/O         5         -         P95         K6         P68         248           I/O         5         -         -         -         P70         254           I/O         5         -         -         -	M2	-	P27	P106	N2	P54	220
I/O, V_REF   5	I/O	5	-	P103	K4	P57	227
I/O         5         -         P101         M4         P61         236           I/O         5         P31         P100         N4         P62         239           I/O         5         P32         P99         K5         P63         242           GND         -         -         P98         L5         P64         -           VCCO         5         -         -         -         P65         -           VCCINT         -         P33         P97         M5         P66         -           I/O         5         -         P96         N5         P67         245           I/O         5         -         P96         N5         P67         245           I/O         5         -         P95         K6         P68         248           I/O         5         -         -         -         P69         251           I/O         5         -         -         -         P70         254           I/O         5         -         -         -         P71         257           GND         -         -         -         P72 <t< td=""><td>I/O</td><td>5</td><td>-</td><td>-</td><td>-</td><td>P58</td><td>230</td></t<>	I/O	5	-	-	-	P58	230
I/O         5         P31         P100         N4         P62         239           I/O         5         P32         P99         K5         P63         242           GND         -         -         P98         L5         P64         -           V <sub>CCO</sub> 5         -         -         -         P65         -           V <sub>CCINT</sub> -         P33         P97         M5         P66         -           I/O         5         -         P96         N5         P66         -           I/O         5         -         P95         K6         P68         248           I/O         5         -         -         P69         251           I/O         5         -         -         -         P69         251           I/O         5         -         -         -         P70         254           I/O         5         -         -         -         P71         257           GND         -         -         -         P72         -           I/O         5         -         P93         M6         P75         266	I/O, V <sub>REF</sub>	5	P30	P102	L4	P59	233
I/O	I/O	5	-	P101	M4	P61	236
GND P98 L5 P64 - V <sub>CCO</sub> 5 P65 - P65   P67   P65   P67   P65   P67   P67	I/O	5	P31	P100	N4	P62	239
VCCO         5         -         -         P65         -           VCCINT         -         P33         P97         M5         P66         -           I/O         5         -         P96         N5         P67         245           I/O         5         -         P95         K6         P68         248           I/O         5         -         -         P69         251           I/O         5         -         -         -         P69         251           I/O         5         -         -         -         P70         254           I/O         5         -         -         -         P70         254           I/O         5         -         -         -         P71         257           GND         -         -         -         P72         -         -           I/O         5         -         P34         P94         L6         P73         260           I/O         5         -         P93         M6         P75         266           VCCINT         -         P35         P92         N6         P76         - </td <td>I/O</td> <td>5</td> <td>P32</td> <td>P99</td> <td>K5</td> <td>P63</td> <td>242</td>	I/O	5	P32	P99	K5	P63	242
VCCINT         -         P33         P97         M5         P66         -           I/O         5         -         P96         N5         P67         245           I/O         5         -         P95         K6         P68         248           I/O         5         -         -         -         P69         251           I/O         5         -         -         -         P70         254           I/O         5         -         -         -         P71         257           GND         -         -         -         -         P71         257           GND         -         -         -         -         P72         -           I/O, V <sub>REF</sub> 5         P34         P94         L6         P73         260           I/O         5         -         -         -         P74         263           I/O         5         -         -         -         P74         263           I/O         5         -         P93         M6         P75         266           V <sub>CCINT</sub> -         P35         P91         M7	GND	-	-	P98	L5	P64	-
VCCINT         -         P33         P97         M5         P66         -           I/O         5         -         P96         N5         P67         245           I/O         5         -         P95         K6         P68         248           I/O         5         -         -         -         P69         251           I/O         5         -         -         -         P70         254           I/O         5         -         -         -         P71         257           GND         -         -         -         -         P71         257           GND         -         -         -         -         P72         -           I/O, V <sub>REF</sub> 5         P34         P94         L6         P73         260           I/O         5         -         -         -         P74         263           I/O         5         -         -         -         P74         263           I/O         5         -         P93         M6         P75         266           V <sub>CCINT</sub> -         P35         P91         M7	V <sub>CCO</sub>	5	-	-	-	P65	-
I/O       5       -       P96       N5       P67       245         I/O       5       -       P95       K6       P68       248         I/O       5       -       -       -       P69       251         I/O       5       -       -       -       P70       254         I/O       5       -       -       -       P71       257         GND       -       -       -       -       P72       -         I/O, V <sub>REF</sub> 5       P34       P94       L6       P73       260         I/O       5       -       -       -       P74       263         I/O       5       -       P93       M6       P75       266         V <sub>CCINT</sub> -       P35       P92       N6       P76       -         I, GCK1       5       P37       P90       N7       P78		-	P33	P97	M5	P66	-
I/O       5       -       -       -       P69       251         I/O       5       -       -       -       P70       254         I/O       5       -       -       -       P71       257         GND       -       -       -       -       P72       -         I/O, V <sub>REF</sub> 5       P34       P94       L6       P73       260         I/O       5       -       -       -       P74       263         I/O       5       -       -       -       P74       263         I/O       5       -       -       -       P74       263         I/O       5       -       -       P93       M6       P75       266         V <sub>CCINT</sub> -       P35       P92       N6       P76       -         I, GCK1       5       P36       P91       M7       P77       275         V <sub>CCO</sub> 5       P37       P90       N7       P78       -         V <sub>CCO</sub> 4       P37       P90       N7       P78       -         I, GCK0       4       P39       P88       K7 <td></td> <td>5</td> <td>-</td> <td>P96</td> <td>N5</td> <td>P67</td> <td>245</td>		5	-	P96	N5	P67	245
I/O 5 P70 254  I/O 5 P71 257  GND P72 - P72 - I/O, V <sub>REF</sub> 5 P34 P94 L6 P73 260  I/O 5 - P93 M6 P75 266  I/O 5 - P93 M6 P75 266  V <sub>CCINT</sub> - P35 P92 N6 P76 - I, GCK1 5 P36 P91 M7 P77 275  V <sub>CCO</sub> 5 P37 P90 N7 P78 - V <sub>CCO</sub> 4 P37 P90 N7 P78 - P38 P89 L7 P79 - I, GCK0 4 P39 P88 K7 P80 276  I/O 4 P40 P87 N8 P81 280  I/O 4 P40 P87 N8 P81 280  I/O 4 - P86 M8 P82 283  I/O 4 P41 P85 L8 P84 289  GND - P85 - P85 -	I/O	5	-	P95	K6	P68	248
I/O 5 P71 257  GND P72 -  I/O, V <sub>REF</sub> 5 P34 P94 L6 P73 260  I/O 5 P74 263  I/O 5 - P93 M6 P75 266  V <sub>CCINT</sub> - P35 P92 N6 P76 -  I, GCK1 5 P36 P91 M7 P77 275  V <sub>CCO</sub> 5 P37 P90 N7 P78 -  V <sub>CCO</sub> 4 P37 P90 N7 P78 -  GND - P38 P89 L7 P79 -  I, GCK0 4 P39 P88 K7 P80 276  I/O 4 P40 P87 N8 P81 280  I/O 4 - P86 M8 P82 283  I/O 4 P41 P85 L8 P84 289  GND - P85 -	I/O	5	-	-	-	P69	251
GND P72 - P72 - I/O, V <sub>REF</sub> 5 P34 P94 L6 P73 260 I/O 5 P74 263 I/O 5 - P93 M6 P75 266 V <sub>CCINT</sub> - P35 P92 N6 P76 - I, GCK1 5 P36 P91 M7 P77 275 V <sub>CCO</sub> 5 P37 P90 N7 P78 - V <sub>CCO</sub> 4 P37 P90 N7 P78 - GND - P38 P89 L7 P79 - I, GCK0 4 P39 P88 K7 P80 276 I/O 4 P40 P87 N8 P81 280 I/O 4 P40 P87 N8 P82 283 I/O 4 P41 P85 L8 P84 289 GND - P85 - P85 -	I/O	5	-	-	-	P70	254
I/O, V <sub>REF</sub> 5       P34       P94       L6       P73       260         I/O       5       -       -       -       P74       263         I/O       5       -       P93       M6       P75       266         V <sub>CCINT</sub> -       P35       P92       N6       P76       -         I, GCK1       5       P36       P91       M7       P77       275         V <sub>CCO</sub> 5       P37       P90       N7       P78       -         V <sub>CCO</sub> 4       P37       P90       N7       P78       -         GND       -       P38       P89       L7       P79       -         I, GCK0       4       P39       P88       K7       P80       276         I/O       4       P40       P87       N8       P81       280         I/O       4       -       P86       M8       P82       283         I/O       4       -       -       -       P83       286         I/O, V <sub>REF</sub> 4       P41       P85       L8       P84       289         GND       -       -       -	I/O	5	-	-	-	P71	257
I/O       5       -       -       -       P74       263         I/O       5       -       P93       M6       P75       266         V <sub>CCINT</sub> -       P35       P92       N6       P76       -         I, GCK1       5       P36       P91       M7       P77       275         V <sub>CCO</sub> 5       P37       P90       N7       P78       -         V <sub>CCO</sub> 4       P37       P90       N7       P78       -         GND       -       P38       P89       L7       P79       -         I, GCK0       4       P39       P88       K7       P80       276         I/O       4       P40       P87       N8       P81       280         I/O       4       -       P86       M8       P82       283         I/O       4       -       -       -       P83       286         I/O, V <sub>REF</sub> 4       P41       P85       L8       P84       289         GND       -       -       -       -       P85       -	GND	-	-	-	-	P72	-
I/O         5         -         P93         M6         P75         266           V <sub>CCINT</sub> -         P35         P92         N6         P76         -           I, GCK1         5         P36         P91         M7         P77         275           V <sub>CCO</sub> 5         P37         P90         N7         P78         -           V <sub>CCO</sub> 4         P37         P90         N7         P78         -           GND         -         P38         P89         L7         P79         -           I, GCK0         4         P39         P88         K7         P80         276           I/O         4         P40         P87         N8         P81         280           I/O         4         -         P86         M8         P82         283           I/O         4         -         -         -         P83         286           I/O, V <sub>REF</sub> 4         P41         P85         L8         P84         289           GND         -         -         -         -         -         P85         -	I/O, V <sub>REF</sub>	5	P34	P94	L6	P73	260
V <sub>CCINT</sub> -         P35         P92         N6         P76         -           I, GCK1         5         P36         P91         M7         P77         275           V <sub>CCO</sub> 5         P37         P90         N7         P78         -           V <sub>CCO</sub> 4         P37         P90         N7         P78         -           GND         -         P38         P89         L7         P79         -           I, GCK0         4         P39         P88         K7         P80         276           I/O         4         P40         P87         N8         P81         280           I/O         4         -         P86         M8         P82         283           I/O         4         -         -         -         P83         286           I/O, V <sub>REF</sub> 4         P41         P85         L8         P84         289           GND         -         -         -         -         -         P85         -	I/O	5	-	-	-	P74	263
I, GCK1 5 P36 P91 M7 P77 275  V <sub>CCO</sub> 5 P37 P90 N7 P78 -  V <sub>CCO</sub> 4 P37 P90 N7 P78 -  GND - P38 P89 L7 P79 -  I, GCK0 4 P39 P88 K7 P80 276  I/O 4 P40 P87 N8 P81 280  I/O 4 - P86 M8 P82 283  I/O 4 P83 286  I/O, V <sub>REF</sub> 4 P41 P85 L8 P84 289  GND P85 -	I/O	5	-	P93	M6	P75	266
V <sub>CCO</sub> 5         P37         P90         N7         P78         -           V <sub>CCO</sub> 4         P37         P90         N7         P78         -           GND         -         P38         P89         L7         P79         -           I, GCK0         4         P39         P88         K7         P80         276           I/O         4         P40         P87         N8         P81         280           I/O         4         -         P86         M8         P82         283           I/O         4         -         -         -         P83         286           I/O, V <sub>REF</sub> 4         P41         P85         L8         P84         289           GND         -         -         -         -         P85         -	V <sub>CCINT</sub>	-	P35	P92	N6	P76	-
VCCO         4         P37         P90         N7         P78         -           GND         -         P38         P89         L7         P79         -           I, GCK0         4         P39         P88         K7         P80         276           I/O         4         P40         P87         N8         P81         280           I/O         4         -         P86         M8         P82         283           I/O         4         -         -         -         P83         286           I/O, VREF         4         P41         P85         L8         P84         289           GND         -         -         -         -         P85         -	I, GCK1	5	P36	P91	M7	P77	275
V <sub>CCO</sub> 4         P37         P90         N7         P78         -           GND         -         P38         P89         L7         P79         -           I, GCK0         4         P39         P88         K7         P80         276           I/O         4         P40         P87         N8         P81         280           I/O         4         -         P86         M8         P82         283           I/O         4         -         -         -         P83         286           I/O, V <sub>REF</sub> 4         P41         P85         L8         P84         289           GND         -         -         -         -         P85         -	V <sub>CCO</sub>	5	P37	P90	N7	P78	-
GND         -         P38         P89         L7         P79         -           I, GCK0         4         P39         P88         K7         P80         276           I/O         4         P40         P87         N8         P81         280           I/O         4         -         P86         M8         P82         283           I/O         4         -         -         -         P83         286           I/O, V <sub>REF</sub> 4         P41         P85         L8         P84         289           GND         -         -         -         -         P85         -		4	P37	P90	N7	P78	-
I/O     4     P40     P87     N8     P81     280       I/O     4     -     P86     M8     P82     283       I/O     4     -     -     -     P83     286       I/O, V <sub>REF</sub> 4     P41     P85     L8     P84     289       GND     -     -     -     -     P85     -		-	P38	P89	L7	P79	-
I/O 4 - P86 M8 P82 283 I/O 4 P85 L8 P84 289 GND P85 -	I, GCK0	4	P39	P88	K7	P80	276
I/O     4     -     -     -     P83     286       I/O, V <sub>REF</sub> 4     P41     P85     L8     P84     289       GND     -     -     -     -     P85     -	I/O	4	P40	P87	N8	P81	280
I/O, V <sub>REF</sub> 4 P41 P85 L8 P84 289 GND P85 -	I/O	4	-	P86	M8	P82	283
GND P85 -	I/O	4	-	-	-	P83	286
GND P85 -	I/O, V <sub>REF</sub>	4	P41	P85	L8	P84	289
I/O 4 P86 292		-	-	-	-	P85	-
	I/O	4	-	-	-	P86	292



# XC2S30 Device Pinouts (Continued)

XC2S30 Pad Name						Bndry
Function	Bank	VQ100	TQ144	CS144	PQ208	Scan
I/O	4	-	-	-	P87	295
I/O	4	-	-	-	P88	298
I/O	4	-	P84	K8	P89	301
I/O	4	-	P83	N9	P90	304
V <sub>CCINT</sub>	-	P42	P82	M9	P91	-
V <sub>CCO</sub>	4	-	-	-	P92	-
GND	-	-	P81	L9	P93	-
I/O	4	P43	P80	K9	P94	307
I/O	4	P44	P79	N10	P95	310
I/O	4	-	P78	M10	P96	313
I/O, V <sub>REF</sub>	4	P45	P77	L10	P98	316
I/O	4	-	-	-	P99	319
I/O	4	-	P76	N11	P100	322
I/O	4	P46	P75	M11	P101	325
I/O	4	P47	P74	L11	P102	328
GND	-	P48	P73	N12	P103	-
DONE	3	P49	P72	M12	P104	331
V <sub>CCO</sub>	4	P50	P71	N13	P105	-
V <sub>CCO</sub>	3	P50	P70	M13	P105	-
PROGRAM	-	P51	P69	L12	P106	334
I/O (ĪNIT)	3	P52	P68	L13	P107	335
I/O (D7)	3	P53	P67	K10	P108	338
I/O	3	-	P66	K11	P109	341
I/O	3	-	-	-	P110	344
I/O, V <sub>REF</sub>	3	P54	P65	K12	P111	347
I/O	3	-	P64	K13	P113	350
I/O	3	P55	P63	J10	P114	353
I/O (D6)	3	P56	P62	J11	P115	356
GND	-	-	P61	J12	P116	-
V <sub>cco</sub>	3	-	-	-	P117	-
I/O (D5)	3	P57	P60	J13	P119	359
I/O	3	P58	P59	H10	P120	362
I/O	3	-	-	-	P121	365
I/O	3	-	-	-	P122	368
I/O	3	-	-	-	P123	371
GND	-	-	-	-	P124	-
I/O, V <sub>REF</sub>	3	P59	P58	H11	P125	374
I/O (D4)	3	P60	P57	H12	P126	377
I/O	3	-	P56	H13	P127	380
V <sub>CCINT</sub>	-	P61	P55	G12	P128	-
I/O, TRDY <sup>(1)</sup>	3	P62	P54	G13	P129	386

# **XC2S30 Device Pinouts (Continued)**

XC2S30 Pad	Name					Bndry
Function	Bank	VQ100	TQ144	CS144	PQ208	Scan
$V_{CCO}$	3	P63	P53	G11	P130	-
V <sub>CCO</sub>	2	P63	P53	G11	P130	-
GND	-	P64	P52	G10	P131	-
I/O, IRDY <sup>(1)</sup>	2	P65	P51	F13	P132	389
I/O	2	-	ı	-	P133	392
I/O	2	-	P50	F12	P134	395
I/O (D3)	2	P66	P49	F11	P135	398
I/O, V <sub>REF</sub>	2	P67	P48	F10	P136	401
GND	-	-	-	-	P137	-
I/O	2	-	-	-	P138	404
I/O	2	-	-	-	P139	407
I/O	2	-	-	-	P140	410
I/O	2	P68	P47	E13	P141	413
I/O (D2)	2	P69	P46	E12	P142	416
V <sub>CCO</sub>	2	-	-	-	P144	-
GND	-	-	P45	E11	P145	-
I/O (D1)	2	P70	P44	E10	P146	419
I/O	2	P71	P43	D13	P147	422
I/O	2	-	P42	D12	P148	425
I/O, V <sub>REF</sub>	2	P72	P41	D11	P150	428
I/O	2	-	-	-	P151	431
I/O	2	-	P40	C13	P152	434
I/O (DIN, D0)	2	P73	P39	C12	P153	437
I/O (DOUT, BUSY)	2	P74	P38	C11	P154	440
CCLK	2	P75	P37	B13	P155	443
V <sub>CCO</sub>	2	P76	P36	B12	P156	-
V <sub>CCO</sub>	1	P76	P35	A13	P156	-
TDO	2	P77	P34	A12	P157	-
GND	-	P78	P33	B11	P158	-
TDI	-	P79	P32	A11	P159	-
I/O (CS)	1	P80	P31	D10	P160	0
I/O (WRITE)	1	P81	P30	C10	P161	3
I/O	1	-	P29	B10	P162	6
I/O	1	-	-	-	P163	9
I/O, V <sub>REF</sub>	1	P82	P28	A10	P164	12
I/O	1	-	-	-	P166	15
I/O	1	P83	P27	D9	P167	18
I/O	1	P84	P26	C9	P168	21
GND	-	-	P25	В9	P169	-
V <sub>CCO</sub>	1	-	-	-	P170	-



# XC2S100 Device Pinouts (Continued)

XC2S100 Pad Name						Bndry
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
I/O	0	-	P188	A6	C10	107
I/O, V <sub>REF</sub>	0	P12	P189	B7	A9	110
GND	-	-	P190	GND*	GND*	-
I/O	0	-	P191	C8	В9	113
I/O	0	•	P192	D7	E10	116
I/O	0	-	P193	E7	A8	122
I/O	0	-	-	-	D9	125
I/O	0	P11	P194	C7	E9	128
I/O	0	P10	P195	В6	A7	131
V <sub>CCINT</sub>	-	P9	P196	V <sub>CCINT</sub> *	V <sub>CCINT</sub> *	-
V <sub>CCO</sub>	0	-	P197	V <sub>CCO</sub> Bank 0*	V <sub>CCO</sub> Bank 0*	-
GND	-	P8	P198	GND*	GND*	-
I/O	0	P7	P199	A5	B7	134
I/O, V <sub>REF</sub>	0	P6	P200	C6	E8	137
I/O	0	-	-	-	D8	140
I/O	0	-	P201	B5	C7	143
I/O	0	-	-	D6	D7	146
I/O	0	-	P202	A4	D6	152
I/O, V <sub>REF</sub>	0	P5	P203	B4	C6	155
V <sub>CCO</sub>	0	-	-	V <sub>CCO</sub> Bank 0*	V <sub>CCO</sub> Bank 0*	-
GND	-	-	-	GND*	GND*	-
I/O	0	-	P204	E6	B5	158
I/O	0	-	-	D5	E7	161
I/O	0	•	-	-	E6	164
I/O	0	P4	P205	A3	B4	167
I/O	0	-	-	C5	А3	170
I/O	0	P3	P206	В3	C5	176
TCK	-	P2	P207	C4	C4	-
V <sub>CCO</sub>	0	P1	P208	V <sub>CCO</sub> Bank 0*	V <sub>CCO</sub> Bank 0*	-
V <sub>CCO</sub>	7	P144	P208	V <sub>CCO</sub> Bank 7*	V <sub>CCO</sub> Bank 7*	-

04/18/01

### Notes:

- IRDY and TRDY can only be accessed when using Xilinx PCI cores.
- Pads labelled GND\*, V<sub>CCINT</sub>\*, V<sub>CCO</sub> Bank 0\*, V<sub>CCO</sub> Bank 1\*, V<sub>CCO</sub> Bank 2\*, V<sub>CCO</sub> Bank 3\*, V<sub>CCO</sub> Bank 4\*, V<sub>CCO</sub> Bank 5\*, V<sub>CCO</sub> Bank 6\*, V<sub>CCO</sub> Bank 7\* are internally bonded to independent ground or power planes within the package.
- See "VCCO Banks" for details on V<sub>CCO</sub> banking.