E·XFL

AMD Xilinx - XC2S150-5PQ208I Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Product Status	Obsolete
Number of LABs/CLBs	864
Number of Logic Elements/Cells	3888
Total RAM Bits	49152
Number of I/O	140
Number of Gates	150000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc2s150-5pq208i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

DS001-1 (v2.8) June 13, 2008

Spartan-II FPGA Family: Introduction and Ordering Information

Product Specification

Introduction

The Spartan[®]-II Field-Programmable Gate Array family gives users high performance, abundant logic resources, and a rich feature set, all at an exceptionally low price. The six-member family offers densities ranging from 15,000 to 200,000 system gates, as shown in Table 1. System performance is supported up to 200 MHz. Features include block RAM (to 56K bits), distributed RAM (to 75,264 bits), 16 selectable I/O standards, and four DLLs. Fast, predictable interconnect means that successive design iterations continue to meet timing requirements.

The Spartan-II family is a superior alternative to mask-programmed ASICs. The FPGA avoids the initial cost, lengthy development cycles, and inherent risk of conventional ASICs. Also, FPGA programmability permits design upgrades in the field with no hardware replacement necessary (impossible with ASICs).

Features

- Second generation ASIC replacement technology
 - Densities as high as 5,292 logic cells with up to 200,000 system gates
 - Streamlined features based on Virtex[®] FPGA architecture
 - Unlimited reprogrammability
 - Very low cost
 - Cost-effective 0.18 micron process

- System level features
 - SelectRAM[™] hierarchical memory:
 - · 16 bits/LUT distributed RAM
 - Configurable 4K bit block RAM
 - Fast interfaces to external RAM
 - Fully PCI compliant
 - Low-power segmented routing architecture
 - Full readback ability for verification/observability
 - Dedicated carry logic for high-speed arithmetic
 - Efficient multiplier support
 - Cascade chain for wide-input functions
 - Abundant registers/latches with enable, set, reset
 - Four dedicated DLLs for advanced clock control
 - Four primary low-skew global clock distribution nets
 - IEEE 1149.1 compatible boundary scan logic
- Versatile I/O and packaging
 - Pb-free package options
 - Low-cost packages available in all densities
 - Family footprint compatibility in common packages
 - 16 high-performance interface standards
 - Hot swap Compact PCI friendly
 - Zero hold time simplifies system timing
- Core logic powered at 2.5V and I/Os powered at 1.5V, 2.5V, or 3.3V
- Fully supported by powerful Xilinx[®] ISE[®] development system
 - Fully automatic mapping, placement, and routing

Table 1: Spartan-II FPGA Family Members							
Device	Logic Cells	System Gates (Logic and RAM)	CLB Array (R x C)	Total CLBs	Maximum Available User I/O ⁽¹⁾	Total Distributed RAM Bits	Total Block RAM Bits
XC2S15	432	15,000	8 x 12	96	86	6,144	16K
XC2S30	972	30,000	12 x 18	216	92	13,824	24K
XC2S50	1,728	50,000	16 x 24	384	176	24,576	32K
XC2S100	2,700	100,000	20 x 30	600	176	38,400	40K
XC2S150	3,888	150,000	24 x 36	864	260	55,296	48K
XC2S200	5,292	200,000	28 x 42	1,176	284	75,264	56K

Notes:

1. All user I/O counts do not include the four global clock/user input pins. See details in Table 2, page 4.

© 2000-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

Revision History

Date	Version No.	Description
09/18/00	2.0	Sectioned the Spartan-II Family data sheet into four modules. Added industrial temperature range information.
10/31/00	2.1	Removed Power down feature.
03/05/01	2.2	Added statement on PROMs.
11/01/01	2.3	Updated Product Availability chart. Minor text edits.
09/03/03	2.4	Added device part marking.
08/02/04	2.5	Added information on Pb-free packaging options and removed discontinued options.
06/13/08	2.8	Updated description and links. Updated all modules for continuous page, figure, and table numbering. Synchronized all modules to v2.8.



Figure 4: Spartan-II CLB Slice (two identical slices in each CLB)

Storage Elements

Storage elements in the Spartan-II FPGA slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals may be configured to operate asynchronously.

All control signals are independently invertible, and are shared by the two flip-flops within the slice.

Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, one per LC. These paths provide extra data input lines or additional local routing that does not consume logic resources.

Arithmetic Logic

Dedicated carry logic provides capability for high-speed arithmetic functions. The Spartan-II FPGA CLB supports two separate carry chains, one per slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementation.

The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

BUFTs

Each Spartan-II FPGA CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. See "Dedicated Routing," page 12. Each Spartan-II FPGA BUFT has an independent 3-state control pin and an independent input pin.

Block RAM

Spartan-II FPGAs incorporate several large block RAM memories. These complement the distributed RAM Look-Up Tables (LUTs) that provide shallow memory structures implemented in CLBs.

Block RAM memory blocks are organized in columns. All Spartan-II devices contain two such columns, one along each vertical edge. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Spartan-II device eight CLBs high will contain two memory blocks per column, and a total of four blocks.

Table 5: Spartan-II Block RAM Amounts

Spartan-II Device	# of Blocks	Total Block RAM Bits
XC2S15	4	16K
XC2S30	6	24K
XC2S50	8	32K
XC2S100	10	40K
XC2S150	12	48K
XC2S200	14	56K

Each block RAM cell, as illustrated in Figure 5, is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.



Figure 5: Dual-Port Block RAM

Table 6 shows the depth and width aspect ratios for the block RAM.

Table	6 [.]	Block	RAM	Port	Aspect	Ratios
Table	υ.	DIOCK		1 011	Азресс	nanos

Width	Depth	ADDR Bus	Data Bus
1	4096	ADDR<11:0>	DATA<0>
2	2048	ADDR<10:0>	DATA<1:0>
4	1024	ADDR<9:0>	DATA<3:0>
8	512	ADDR<8:0>	DATA<7:0>
16	256	ADDR<7:0>	DATA<15:0>

The Spartan-II FPGA block RAM also includes dedicated routing to provide an efficient interface with both CLBs and other block RAMs.

Programmable Routing Matrix

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Spartan-II routing architecture and its place-and-route software were defined in a single optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.



DS001_16_032300

Symbol		Description		Units
T _{DCC}		DIN setup	5	ns, min
T _{CCD}		DIN hold	0	ns, min
т _{ссо}		DOUT	12	ns, max
т _{ссн}	COLK	High time	5	ns, min
T _{CCL}		Low time	5	ns, min
F _{CC}		Maximum frequency	66	MHz, max

Figure 16: Slave Serial Mode Timing

Startup Delay Property

This property, STARTUP_WAIT, takes on a value of TRUE or FALSE (the default value). When TRUE the Startup Sequence following device configuration is paused at a user-specified point until the DLL locks. <u>XAPP176</u>: *Configuration and Readback of the Spartan-II and Spartan-IIE Families* explains how this can result in delaying the assertion of the DONE pin until the DLL locks.

DLL Location Constraints

The DLLs are distributed such that there is one DLL in each corner of the device. The location constraint LOC, attached to the DLL primitive with the numeric identifier 0, 1, 2, or 3, controls DLL location. The orientation of the four DLLs and their corresponding clock resources appears in Figure 27.

The LOC property uses the following form.

LOC = DLL2



Figure 27: Orientation of DLLs

Design Considerations

Use the following design considerations to avoid pitfalls and improve success designing with Xilinx devices.

Input Clock

The output clock signal of a DLL, essentially a delayed version of the input clock signal, reflects any instability on the input clock in the output waveform. For this reason the quality of the DLL input clock relates directly to the quality of the output clock waveforms generated by the DLL. The DLL input clock requirements are specified in the "DLL Timing Parameters" section of the data sheet.

In most systems a crystal oscillator generates the system clock. The DLL can be used with any commercially available quartz crystal oscillator. For example, most crystal oscillators produce an output waveform with a frequency tolerance of 100 PPM, meaning 0.01 percent change in the clock period. The DLL operates reliably on an input waveform with a frequency drift of up to 1 ns — orders of magnitude in excess of that needed to support any crystal oscillator in the industry. However, the cycle-to-cycle jitter must be kept to less than 300 ps in the low frequencies and 150 ps for the high frequencies.

Input Clock Changes

Changing the period of the input clock beyond the maximum drift amount requires a manual reset of the CLKDLL. Failure to reset the DLL will produce an unreliable lock signal and output clock.

It is possible to stop the input clock in a way that has little impact to the DLL. Stopping the clock should be limited to less than approximately 100 μ s to keep device cooling to a minimum and maintain the validity of the current tap setting. The clock should be stopped during a Low phase, and when restored the full High period should be seen. During this time LOCKED will stay High and remain High when the clock is restored. If these conditions may not be met in the design, apply a manual reset to the DLL after re-starting the input clock, even if the LOCKED signal has not changed.

When the clock is stopped, one to four more clocks will still be observed as the delay line is flushed. When the clock is restarted, the output clocks will not be observed for one to four clocks as the delay line is filled. The most common case will be two or three clocks.

In a similar manner, a phase shift of the input clock is also possible. The phase shift will propagate to the output one to four clocks after the original shift, with no disruption to the CLKDLL control.

Output Clocks

As mentioned earlier in the DLL pin descriptions, some restrictions apply regarding the connectivity of the output pins. The DLL clock outputs can drive an OBUF, a global clock buffer BUFG, or route directly to destination clock pins. The only BUFGs that the DLL clock outputs can drive are the two on the same edge of the device (top or bottom). One DLL output can drive more than one OBUF; however, this adds skew.

Do not use the DLL output clock signals until after activation of the LOCKED signal. Prior to the activation of the LOCKED signal, the DLL output clocks are not valid and can exhibit glitches, spikes, or other spurious movement. At the third rising edge of CLKA, the T_{BCCS} parameter is violated with two writes to memory location 0x0F. The DOA and DOB busses reflect the contents of the DIA and DIB busses, but the stored value at 0x7E is invalid.

At the fourth rising edge of CLKA, a read operation is performed at memory location 0x0F and invalid data is present on the DOA bus. Port B also executes a read operation to memory location 0x0F and also reads invalid data.

At the fifth rising edge of CLKA a read operation is performed that does not violate the T_{BCCS} parameter to the previous write of 0x7E by Port B. THe DOA bus reflects the recently written value by Port B.

Initialization

The block RAM memory can initialize during the device configuration sequence. The 16 initialization properties of 64 hex values each (a total of 4096 bits) set the initialization of each RAM. These properties appear in Table 14. Any initialization properties not explicitly set configure as zeros. Partial initialization strings pad with zeros. Initialization strings greater than 64 hex values generate an error. The RAMs can be simulated with the initialization values using generics in VHDL simulators and parameters in Verilog simulators.

Initialization in VHDL

The block RAM structures may be initialized in VHDL for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the VHDL code uses a generic to pass the initialization.

Initialization in Verilog

The block RAM structures may be initialized in Verilog for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the Verilog code uses a defparam to pass the initialization.

Block Memory Generation

The CORE Generator[™] software generates memory structures using the block RAM features. This program outputs VHDL or Verilog simulation code templates and an EDIF file for inclusion in a design.

|--|

Property	Memory Cells
INIT_00	255 to 0
INIT_01	511 to 256
INIT_02	767 to 512
INIT_03	1023 to 768
INIT_04	1279 to 1024

	Table	14:	RAM	Initialization	Pro	perties
--	-------	-----	-----	----------------	-----	---------

Property	Memory Cells
INIT_05	1535 to 1280
INIT_06	1791 to 1536
INIT_07	2047 to 1792
INIT_08	2303 to 2048
INIT_09	2559 to 2304
INIT_0a	2815 to 2560
INIT_0b	3071 to 2816
INIT_0c	3327 to 3072
INIT_0d	3583 to 3328
INIT_0e	3839 to 3584
INIT_0f	4095 to 3840

For design examples and more information on using the Block RAM, see <u>XAPP173</u>, Using Block SelectRAM+ Memory in Spartan-II FPGAs.

Using Versatile I/O

The Spartan-II FPGA family includes a highly configurable, high-performance I/O resource called Versatile I/O to provide support for a wide variety of I/O standards. The Versatile I/O resource is a robust set of features including programmable control of output drive strength, slew rate, and input delay and hold time. Taking advantage of the flexibility and Versatile I/O features and the design considerations described in this document can improve and simplify system level design.

Introduction

As FPGAs continue to grow in size and capacity, the larger and more complex systems designed for them demand an increased variety of I/O standards. Furthermore, as system clock speeds continue to increase, the need for high-performance I/O becomes more important. While chip-to-chip delays have an increasingly substantial impact on overall system speed, the task of achieving the desired system performance becomes more difficult with the proliferation of low-voltage I/O standards. Versatile I/O, the revolutionary input/output resources of Spartan-II devices, has resolved this potential problem by providing a highly configurable, high-performance alternative to the I/O resources of more conventional programmable devices. The Spartan-II FPGA Versatile I/O features combine the flexibility and time-to-market advantages of programmable logic with the high performance previously available only with ASICs and custom ICs.

Each Versatile I/O block can support up to 16 I/O standards. Supporting such a variety of I/O standards allows the

ground metallization. The IC internal ground level deviates from the external system ground level for a short duration (a few nanoseconds) after multiple outputs change state simultaneously.

Ground bounce affects stable Low outputs and all inputs because they interpret the incoming signal by comparing it to the internal ground. If the ground bounce amplitude exceeds the actual instantaneous noise margin, then a non-changing input can be interpreted as a short pulse with a polarity opposite to the ground bounce.

Table 18 provides the guidelines for the maximum numberof simultaneously switching outputs allowed per outputpower/ground pair to avoid the effects of ground bounce.Refer to Table 19 for the number of effective outputpower/ground pairs for each Spartan-II device and packagecombination.

Table 18: Maximum Number of Simultaneously Switching Outputs per Power/Ground Pair

	Package	
Standard	CS, FG	PQ, TQ, VQ
LVTTL Slow Slew Rate, 2 mA drive	68	36
LVTTL Slow Slew Rate, 4 mA drive	41	20
LVTTL Slow Slew Rate, 6 mA drive	29	15
LVTTL Slow Slew Rate, 8 mA drive	22	12
LVTTL Slow Slew Rate, 12 mA drive	17	9
LVTTL Slow Slew Rate, 16 mA drive	14	7
LVTTL Slow Slew Rate, 24 mA drive	9	5
LVTTL Fast Slew Rate, 2 mA drive	40	21
LVTTL Fast Slew Rate, 4 mA drive	24	12
LVTTL Fast Slew Rate, 6 mA drive	17	9
LVTTL Fast Slew Rate, 8 mA drive	13	7
LVTTL Fast Slew Rate, 12 mA drive	10	5
LVTTL Fast Slew Rate, 16 mA drive	8	4
LVTTL Fast Slew Rate, 24 mA drive	5	3
LVCMOS2	10	5
PCI	8	4
GTL	4	4
GTL+	4	4
HSTL Class I	18	9
HSTL Class III	9	5
HSTL Class IV	5	3
SSTL2 Class I	15	8

Table 18: Maximum Number of SimultaneouslySwitching Outputs per Power/Ground Pair

	Package		
Standard	CS, FG	PQ, TQ, VQ	
SSTL2 Class II	10	5	
SSTL3 Class I	11	6	
SSTL3 Class II	7	4	
СТТ	14	7	
AGP	9	5	

Notes:

1. This analysis assumes a 35 pF load for each output.

Table 19: Effective Output Power/Ground Pairs for Spartan-II Devices

	Spartan-II Devices								
Pkg.	XC2S 15	XC2S 30	XC2S 50	XC2S 100	XC2S 150	XC2S 200			
VQ100	8	8	-	-	-	-			
CS144	12	12	-	-	-	-			
TQ144	12	12	12	12	-	-			
PQ208	-	16	16	16	16	16			
FG256	-	-	16	16	16	16			
FG456	-	-	-	48	48	48			

Termination Examples

Creating a design with the Versatile I/O features requires the instantiation of the desired library primitive within the design code. At the board level, designers need to know the termination techniques required for each I/O standard.

This section describes some common application examples illustrating the termination techniques recommended by each of the standards supported by the Versatile I/O features. For a full range of accepted values for the DC voltage specifications for each standard, refer to the table associated with each figure.

The resistors used in each termination technique example and the transmission lines depicted represent board level components and are not meant to represent components on the device.

HSTL Class III

A sample circuit illustrating a valid termination technique for HSTL_III appears in Figure 45. DC voltage specifications appear in Table 23 for the HSTL_III standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

HSTL Class III



Figure 45: Terminated HSTL Class III

Table	23:	HSTL	Class	III	Voltage	Specification	n
-------	-----	------	-------	-----	---------	---------------	---

Parameter	Min	Тур	Мах
V _{CCO}	1.40	1.50	1.60
V _{REF} ⁽¹⁾	-	0.90	-
V _{TT}	-	V _{CCO}	-
V _{IH}	V _{REF} + 0.1	-	-
V _{IL}	-	-	$V_{REF} - 0.1$
V _{OH}	$V_{CCO} - 0.4$	-	-
V _{OL}	-	-	0.4
I _{OH} at V _{OH} (mA)	-8	-	-
I _{OL} at V _{OL} (mA)	24	-	-

Notes:

1. Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

HSTL Class IV

A sample circuit illustrating a valid termination technique for HSTL_IV appears in Figure 46.DC voltage specifications appear in Table 23 for the HSTL_IV standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics



Figure 46: Terminated HSTL Class IV

Table 24: HSTL Class IV Voltage Specification

Parameter	Min	Тур	Max
V _{CCO}	1.40	1.50	1.60
V _{REF}	-	0.90	-
V _{TT}	-	V _{CCO}	-
V _{IH}	V _{REF} + 0.1	-	-
V _{IL}	-	-	V _{REF} – 0.1
V _{OH}	$V_{CCO} - 0.4$	-	-
V _{OL}	-	-	0.4
I _{OH} at V _{OH} (mA)	-8	-	-
I _{OL} at V _{OL} (mA)	48	_	-

Notes:

 Per EIA/JESD8-6, "The value of V_{REF} is to be selected by the user to provide optimum noise margin in the use conditions specified by the user."

Power-On Requirements

Spartan-II FPGAs require that a minimum supply current I_{CCPO} be provided to the V_{CCINT} lines for a successful power-on. If more current is available, the FPGA can consume more than I_{CCPO} minimum, though this cannot adversely affect reliability.

A maximum limit for I_{CCPO} is not specified. Therefore the use of foldback/crowbar supplies and fuses deserves special attention. In these cases, limit the I_{CCPO} current to a level below the trip point for over-current protection in order to avoid inadvertently shutting down the supply.

		Conditions		Ne Require For Devi Date Co or L	ew ments ⁽¹⁾ ces with de 0321 ater	O Require For Devi Date before	ld ments ⁽¹⁾ ces with Code e 0321	
Symbol	Description	Junction Temperature ⁽²⁾	Device Temperature Grade	Min	Max	Min	Мах	Units
I _{CCPO} ⁽³⁾	Total V _{CCINT} supply	$-40^{\circ}C \le T_{J} < -20^{\circ}C$	Industrial	1.50	-	2.00	-	A
	current required	$-20^{\circ}C \le T_{J} < 0^{\circ}C$	Industrial	1.00	-	2.00	-	A
auring	auning power-on	$0^{\circ}C \leq T_{J} \leq 85^{\circ}C$	Commercial	0.25	-	0.50	-	Α
		$85^{\circ}C < T_{J} \leq 100^{\circ}C$	Industrial	0.50	-	0.50	-	Α
T _{CCPO} ^(4,5)	V _{CCINT} ramp time	–40°C≤ T _J ≤ 100°C	All	-	50	-	50	ms

Notes:

1. The date code is printed on the top of the device's package. See the "Device Part Marking" section in Module 1.

2. The expected T_J range for the design determines the I_{CCPO} minimum requirement. Use the applicable ranges in the junction temperature column to find the associated current values in the appropriate new or old requirements column according to the date code. Then choose the highest of these current values to serve as the minimum I_{CCPO} requirement that must be met. For example, if the junction temperature for a given design is -25°C ≤ T_J ≤ 75°C, then the new minimum I_{CCPO} requirement is 1.5A. If 5°C ≤ T_J ≤ 90°C, then the new minimum I_{CCPO} requirement is 0.5A.

3. The I_{CCPO} requirement applies for a brief time (commonly only a few milliseconds) when V_{CCINT} ramps from 0 to 2.5V.

4. The ramp time is measured from GND to V_{CCINT} max on a fully loaded board.

5. During power-on, the V_{CCINT} ramp must increase steadily in voltage with no dips.

6. For more information on designing to meet the power-on specifications, refer to the application note <u>XAPP450 "Power-On Current</u> <u>Requirements for the Spartan-II and Spartan-IIE Families"</u>

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for V_{OL} and V_{OH} are guaranteed output voltages over the recommended operating conditions. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} with the respective I_{OL} and I_{OH} currents shown. Other standards are sample tested.

Input/Output		V _{IL}	V	ін	V _{OL}	V _{OH}	I _{OL}	I _{ОН}
Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTL ⁽¹⁾	-0.5	0.8	2.0	5.5	0.4	2.4	24	-24
LVCMOS2	-0.5	0.7	1.7	5.5	0.4	1.9	12	-12
PCI, 3.3V	-0.5	44% V _{CCINT}	60% V _{CCINT}	V _{CCO} + 0.5	10% V _{CCO}	90% V _{CCO}	Note (2)	Note (2)
PCI, 5.0V	-0.5	0.8	2.0	5.5	0.55	2.4	Note (2)	Note (2)
GTL	-0.5	V _{REF} – 0.05	V _{REF} + 0.05	3.6	0.4	N/A	40	N/A
GTL+	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.6	N/A	36	N/A
HSTL I	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} – 0.4	8	-8
HSTL III	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} – 0.4	24	-8
HSTL IV	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} – 0.4	48	-8
SSTL3 I	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} – 0.6	V _{REF} + 0.6	8	-8
SSTL3 II	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} – 0.8	V _{REF} + 0.8	16	-16
SSTL2 I	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} – 0.6	V _{REF} + 0.6	7.6	-7.6
SSTL2 II	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} – 0.8	V _{REF} + 0.8	15.2	-15.2

IOB Input Switching Characteristics⁽¹⁾

Input delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values shown in "IOB Input Delay Adjustments for Different Standards," page 57.

			Speed Grade				
			-6		-5		
Symbol	Description	Device	Min	Max	Min	Max	Units
Propagation Delays							
T _{IOPI}	Pad to I output, no delay	All	-	0.8	-	1.0	ns
T _{IOPID}	Pad to I output, with delay	All	-	1.5	-	1.8	ns
T _{IOPLI}	Pad to output IQ via transparent latch, no delay	All	-	1.7	-	2.0	ns
T _{IOPLID}	Pad to output IQ via transparent latch,	XC2S15	-	3.8	-	4.5	ns
	with delay	XC2S30	-	3.8	-	4.5	ns
		XC2S50	-	3.8	-	4.5	ns
		XC2S100	-	3.8	-	4.5	ns
		XC2S150	-	4.0	-	4.7	ns
		XC2S200	-	4.0	-	4.7	ns
Sequential Delays	1	- I			1		
T _{IOCKIQ}	Clock CLK to output IQ	All	-	0.7	-	0.8	ns
Setup/Hold Times w	ith Respect to Clock CLK ⁽²⁾			r.			
T _{IOPICK} / T _{IOICKP}	Pad, no delay	All	1.7 / 0	-	1.9 / 0	-	ns
TIOPICKD / TIOICKPD	Pad, with delay ⁽¹⁾	XC2S15	3.8 / 0	-	4.4 / 0	-	ns
		XC2S30	3.8 / 0	-	4.4 / 0	-	ns
		XC2S50	3.8 / 0	-	4.4 / 0	-	ns
		XC2S100	3.8 / 0	-	4.4 / 0	-	ns
		XC2S150	3.9 / 0	-	4.6 / 0	-	ns
		XC2S200	3.9 / 0	-	4.6 / 0	-	ns
TIOICECK / TIOCKICE	ICE input	All	0.9 / 0.01	-	0.9 / 0.01	-	ns
Set/Reset Delays							
T _{IOSRCKI}	SR input (IFF, synchronous)	All	-	1.1	-	1.2	ns
T _{IOSRIQ}	SR input to IQ (asynchronous)	All	-	1.5	-	1.7	ns
T _{GSRQ}	GSR to output IQ	All	-	9.9	-	11.7	ns

Notes:

1. Input timing for LVTTL is measured at 1.4V. For other I/O standards, see the table "Delay Measurement Methodology," page 60.

2. A zero hold time listing indicates no hold time or a negative hold time.

Clock Distribution Guidelines⁽¹⁾

		Speed Grade						
		-6	-5					
Symbol	Description	Max	Max	Units				
GCLK Clock Skew								
T _{GSKEWIOB}	Global clock skew between IOB flip-flops	0.13	0.14	ns				

Notes:

1. These clock distribution delays are provided for guidance only. They reflect the delays encountered in a typical design under worst-case conditions. Precise values for a particular design are provided by the timing analyzer.

Clock Distribution Switching Characteristics

T_{GPIO} is specified for LVTTL levels. For other standards, adjust T_{GPIO} with the values shown in "I/O Standard Global Clock Input Adjustments".

		Speed Grade -6 -5		Units	
Symbol	Description	Max			
GCLK IOB and But	ifer				
T _{GPIO}	Global clock pad to output	0.7	0.8	ns	
T _{GIO}	Global clock buffer I input to O output	0.7	0.8	ns	

I/O Standard Global Clock Input Adjustments

Delays associated with a global clock input pad are specified for LVTTL levels. For other standards, adjust the delays by the values shown. A delay adjusted in this way constitutes a worst-case limit.

			Speed	Grade	
Symbol	Description	Standard	-6	-5	Units
Data Input Delay A	djustments				
T _{GPLVTTL}	Standard-specific global clock	LVTTL	0	0	ns
T _{GPLVCMOS2}	input delay adjustments	LVCMOS2	-0.04	-0.05	ns
T _{GPPCI33_3}		PCI, 33 MHz, 3.3V	-0.11	-0.13	ns
T _{GPPCI33_5}		PCI, 33 MHz, 5.0V	0.26	0.30	ns
T _{GPPCI66_3}		PCI, 66 MHz, 3.3V	-0.11	-0.13	ns
T _{GPGTL}		GTL	0.80	0.84	ns
T _{GPGTLP}		GTL+	0.71	0.73	ns
T _{GPHSTL}		HSTL	0.63	0.64	ns
T _{GPSSTL2}		SSTL2	0.52	0.51	ns
T _{GPSSTL3}		SSTL3	0.56	0.55	ns
T _{GPCTT}		CTT	0.62	0.62	ns
T _{GPAGP}		AGP	0.54	0.53	ns

Notes:

1. Input timing for GPLVTTL is measured at 1.4V. For other I/O standards, see the table "Delay Measurement Methodology," page 60.

Period Tolerance: the allowed input clock period change in nanoseconds.



Output Jitter: the difference between an ideal reference clock edge and the actual design.



Figure 52: Period Tolerance and Clock Jitter

Block RAM Switching Characteristics

		Speed Grade				
		-6			5	
Symbol	Description	Min	Max	Min	Max	Units
Sequential Delays		<u>.</u>	<u>.</u>	<u>.</u>	<u>.</u>	<u></u>
Т _{ВСКО}	Clock CLK to DOUT output	-	3.4	-	4.0	ns
Setup/Hold Times	with Respect to Clock CLK ⁽¹⁾					
T _{BACK} / T _{BCKA}	ADDR inputs	1.4 / 0	-	1.4 / 0	-	ns
T _{BDCK} / T _{BCKD}	DIN inputs	1.4 / 0	-	1.4 / 0	-	ns
T _{BECK} / T _{BCKE}	EN inputs	2.9 / 0	-	3.2 / 0	-	ns
T _{BRCK} / T _{BCKR}	RST input	2.7 / 0	-	2.9/0	-	ns
T _{BWCK} / T _{BCKW}	WEN input	2.6 / 0	-	2.8 / 0	-	ns
Clock CLK						
T _{BPWH}	Minimum pulse width, High	-	1.9	-	1.9	ns
T _{BPWL}	Minimum pulse width, Low	-	1.9	-	1.9	ns
T _{BCCS}	CLKA -> CLKB setup time for different ports	-	3.0	-	4.0	ns

Notes:

1. A zero hold time listing indicates no hold time or a negative hold time.

TBUF Switching Characteristics

			Speed Grade		
		-6	-5	-	
Symbol	Description	Max	Max	Units	
Combinatorial Delay	rs			<u>.</u>	
T _{IO}	IN input to OUT output	0	0	ns	
T _{OFF}	TRI input to OUT output high impedance	0.1	0.2	ns	
T _{ON}	TRI input to valid data on OUT output	0.1	0.2	ns	

JTAG Test Access Port Switching Characteristics

		Speed Grade				
		-(6		5	
Symbol	Description	Min	Max	Min	Max	Units
Setup and Hold Time	s with Respect to TCK					
T _{TAPTCK /} T _{TCKTAP}	TMS and TDI setup and hold times	4.0/2.0	-	4.0/2.0	-	ns
Sequential Delays	-	· · · ·				
T _{TCKTDO}	Output delay from clock TCK to output TDO	-	11.0	-	11.0	ns
FTCK	Maximum TCK clock frequency	-	33	-	33	MHz

Package Thermal Characteristics

Table 39 provides the thermal characteristics for the various Spartan-II FPGA package offerings. This information is also available using the Thermal Query tool on xilinx.com (www.xilinx.com/cgi-bin/thermal/thermal.pl).

The junction-to-case thermal resistance (θ_{JC}) indicates the difference between the temperature measured on the package body (case) and the die junction temperature per watt of power consumption. The junction-to-board (θ_{JB})

Table	39:	Spartan-II	Package	Thermal	Characteristics
-------	-----	------------	---------	---------	-----------------

value similarly reports the difference between the board and junction temperature. The junction-to-ambient (θ_{JA}) value reports the temperature difference between the ambient environment and the junction temperature. The θ_{JA} value is reported at different air velocities, measured in linear feet per minute (LFM). The "Still Air (0 LFM)" column shows the θ_{JA} value in a system without a fan. The thermal resistance drops with increasing air flow.

				J	unction-to- at Differen	Ambient (θ _J , t Air Flows)	
Package	Device	Junction-to-Case (θ _{JC})	Junction-to- Board (θ _{JB})	Still Air (0 LFM)	250 LFM	500 LFM	750 LFM	Units
VQ100	XC2S15	11.3	N/A	44.1	36.7	34.2	33.3	°C/Watt
VQG100	XC2S30	10.1	N/A	40.7	33.9	31.5	30.8	°C/Watt
	XC2S15	7.3	N/A	38.6	30.0	25.7	24.1	°C/Watt
TQ144	XC2S30	6.7	N/A	34.7	27.0	23.1	21.7	°C/Watt
TQG144	XC2S50	5.8	N/A	32.2	25.1	21.4	20.1	°C/Watt
	XC2S100	5.3	N/A	31.4	24.4	20.9	19.6	°C/Watt
CS144 CSG144	XC2S30	2.8	N/A	34.0	26.0	23.9	23.2	°C/Watt
	XC2S50	6.7	N/A	25.2	18.6	16.4	15.2	°C/Watt
PQ208	XC2S100	5.9	N/A	24.6	18.1	16.0	14.9	°C/Watt
PQG208	XC2S150	5.0	N/A	23.8	17.6	15.6	14.4	°C/Watt
	XC2S200	4.1	N/A	23.0	17.0	15.0	13.9	°C/Watt
	XC2S50	7.1	17.6	27.2	21.4	20.3	19.8	°C/Watt
FG256	XC2S100	5.8	15.1	25.1	19.5	18.3	17.8	°C/Watt
FGG256	XC2S150	4.6	12.7	23.0	17.6	16.3	15.8	°C/Watt
	XC2S200	3.5	10.7	21.4	16.1	14.7	14.2	°C/Watt
FG456	XC2S150	2.0	N/A	21.9	17.3	15.8	15.2	°C/Watt
FGG456	XC2S200	2.0	N/A	21.0	16.6	15.1	14.5	°C/Watt

XC2S30 Device Pinouts (Continued)

XC2S30 Pad Name						Bndry
Function	Bank	VQ100	TQ144	CS144	PQ208	Scan
V _{CCINT}	-	P85	P24	A9	P171	-
I/O	1	-	P23	D8	P172	24
I/O	1	-	P22	C8	P173	27
I/O	1	-	-	-	P174	30
I/O	1	-	-	-	P175	33
I/O	1	-	-	-	P176	36
GND	-	-	-	-	P177	-
I/O, V _{REF}	1	P86	P21	B8	P178	39
I/O	1	-	-	-	P179	42
I/O	1	-	P20	A8	P180	45
I/O	1	P87	P19	B7	P181	48
I, GCK2	1	P88	P18	A7	P182	54
GND	-	P89	P17	C7	P183	-
V _{CCO}	1	P90	P16	D7	P184	-
V _{CCO}	0	P90	P16	D7	P184	-
I, GCK3	0	P91	P15	A6	P185	55
V _{CCINT}	-	P92	P14	B6	P186	-
I/O	0	-	P13	C6	P187	62
I/O	0	-	-	-	P188	65
I/O, V _{REF}	0	P93	P12	D6	P189	68
GND	-	-	-	-	P190	-
I/O	0	-	-	-	P191	71
I/O	0	-	-	-	P192	74
I/O	0	-	-	-	P193	77
I/O	0	-	P11	A5	P194	80
I/O	0	-	P10	B5	P195	83
V _{CCINT}	-	P94	P9	C5	P196	-
V _{CCO}	0	-	-	-	P197	-
GND	-	-	P8	D5	P198	-
I/O	0	P95	P7	A4	P199	86
I/O	0	P96	P6	B4	P200	89
I/O	0	-	-	-	P201	92

XC2S30 Device Pinouts (Continued)

XC2S30 Pad Name						Bndrv
Function	Bank	VQ100	TQ144	CS144	PQ208	Scan
I/O, V _{REF}	0	P97	P5	C4	P203	95
I/O	0	-	-	-	P204	98
I/O	0	-	P4	A3	P205	101
I/O	0	P98	P3	B3	P206	104
ТСК	-	P99	P2	C3	P207	-
V _{CCO}	0	P100	P1	A2	P208	-
V _{CCO}	7	P100	P144	B2	P208	-

04/18/01

Notes:

- 1. IRDY and TRDY can only be accessed when using Xilinx PCI cores.
- 2. See "VCCO Banks" for details on V_{CCO} banking.

Additional XC2S30 Package Pins

VQ100

Not Connected Pins							
P28	P29	-	-	-	-		
11/02/00	11/02/00						

TQ144

Not Connected Pins							
P104	P104 P105						
11/02/00	•		•				

CS144

Not Connected Pins						
M3	N3	-	-	-	-	
11/02/00						

PQ208

Not Connected Pins					
P7	P13	P38	P44	P55	P56
P60	P97	P112	P118	P143	P149
P165	P202	-	-	-	-
11/02/00					

Notes:

1. For the PQ208 package, P13, P38, P118, and P143, which are Not Connected Pins on the XC2S30, are assigned to $V_{\rm CCINT}$ on larger devices.

Additional XC2S50 Package Pins (Continued)

PQ208

Not Connected Pins								
P55	P55 P56							
11/02/00	11/02/00							

FG256

V _{CCINT} Pins								
C3	C14	D4	D13	E5	E12			
M5	M12	N4	N13	P3	P14			
		V _{CCO} Ba	nk 0 Pins					
E8	F8	-	-	-	-			
V _{CCO} Bank 1 Pins								
E9	F9	-	-	-	-			
		V _{CCO} Ba	nk 2 Pins					
H11	H12	-	-	-	-			
		V _{CCO} Ba	nk 3 Pins					
J11	J12	-	-	-	-			
		V _{CCO} Ba	nk 4 Pins					
L9	M9	-	-	-	-			
		V _{CCO} Ba	nk 5 Pins					
L8	M8	-	-	-	-			
		V _{CCO} Ba	nk 6 Pins					
J5	J6	-	-	-	-			
		V _{CCO} Ba	nk 7 Pins					
H5	H6	-	-	-	-			
		GND	Pins					
A1	A16	B2	B15	F6	F7			
F10	F11	G6	G7	G8	G9			
G10	G11	H7	H8	H9	H10			
J7	J8	J9	J10	K6	K7			
K8	K9	K10	K11	L6	L7			
L10	L11	R2	R15	T1	T16			
		Not Conne	ected Pins	-				
P4	R4	-	-	-	-			
44/00/00								

11/02/00

XC2S100 Device Pinouts

XC2S100 Pad Name						Bndry
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
GND	-	P143	P1	GND*	GND*	-
TMS	-	P142	P2	D3	D3	-
I/O	7	P141	P3	C2	B1	185
I/O	7	-	-	A2	F5	191
I/O	7	P140	P4	B1	D2	194
I/O	7	-	-	-	E3	197
I/O	7	-	-	E3	G5	200
I/O	7	-	P5	D2	F3	203
GND	-	-	-	GND*	GND*	-
V _{CCO}	7	-	-	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-
I/O, V _{REF}	7	P139	P6	C1	E2	206

XC2S100 Device Pinouts (Continued)

XC2S100 Pad Name						Pndny
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
I/O	7	-	P7	F3	E1	209
I/O	7	-	-	E2	H5	215
I/O	7	P138	P8	E4	F2	218
I/O	7	-	-	-	F1	221
I/O, V _{REF}	7	P137	P9	D1	H4	224
I/O	7	P136	P10	E1	G1	227
GND	-	P135	P11	GND*	GND*	-
V _{CCO}	7	-	P12	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-
V _{CCINT}	-	-	P13	V _{CCINT} *	V _{CCINT} *	-
I/O	7	P134	P14	F2	H3	230
I/O	7	P133	P15	G3	H2	233
I/O	7	-	-	F1	J5	236
I/O	7	-	P16	F4	J2	239
I/O	7	-	P17	F5	K5	245
I/O	7	-	P18	G2	K1	248
GND	-	-	P19	GND*	GND*	-
I/O, V _{REF}	7	P132	P20	H3	K3	251
I/O	7	P131	P21	G4	K4	254
I/O	7	-	-	H2	L6	257
I/O	7	P130	P22	G5	L1	260
I/O	7	-	P23	H4	L4	266
I/O, IRDY ⁽¹⁾	7	P129	P24	G1	L3	269
GND	-	P128	P25	GND*	GND*	-
V _{CCO}	7	P127	P26	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-
V _{CCO}	6	P127	P26	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
I/O, TRDY ⁽¹⁾	6	P126	P27	J2	M1	272
V _{CCINT}	-	P125	P28	V_{CCINT}^{*}	V_{CCINT}^{*}	-
I/O	6	P124	P29	H1	М3	281
I/O	6	-	-	J4	M4	284
I/O	6	P123	P30	J1	M5	287
I/O, V _{REF}	6	P122	P31	J3	N2	290
GND	-	-	P32	GND*	GND*	-
I/O	6	-	P33	K5	N3	293
I/O	6	-	P34	K2	N4	296
I/O	6	-	P35	K1	P2	302
I/O	6	-	-	K3	P4	305
I/O	6	P121	P36	L1	P3	308
I/O	6	P120	P37	L2	R2	311

XC2S100 Device Pinouts (Continued)

XC2S100 Name	Pad					Bndry
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
V _{CCINT}	-	-	P38	V _{CCINT} *	V _{CCINT} *	-
V _{CCO}	6	-	P39	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
GND	-	P119	P40	GND*	GND*	-
I/O	6	P118	P41	K4	T1	314
I/O, V _{REF}	6	P117	P42	M1	R4	317
I/O	6	-	-	-	T2	320
I/O	6	P116	P43	L4	U1	323
I/O	6	-	-	M2	R5	326
I/O	6	-	P44	L3	U2	332
I/O, V _{REF}	6	P115	P45	N1	Т3	335
V _{CCO}	6	-	-	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
GND	-	-	-	GND*	GND*	-
I/O	6	-	P46	P1	T4	338
I/O	6	-	-	L5	W1	341
I/O	6	-	-	-	U4	344
I/O	6	P114	P47	N2	Y1	347
I/O	6	-	-	M4	W2	350
I/O	6	P113	P48	R1	Y2	356
I/O	6	P112	P49	M3	W3	359
M1	-	P111	P50	P2	U5	362
GND	-	P110	P51	GND*	GND*	-
MO	-	P109	P52	N3	AB2	363
V _{CCO}	6	P108	P53	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
V _{CCO}	5	P107	P53	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
M2	-	P106	P54	R3	Y4	364
I/O	5	-	-	N5	V7	374
I/O	5	P103	P57	T2	Y6	377
I/O	5	-	-	-	AA4	380
I/O	5	-	-	P5	W6	383
I/O	5	-	P58	Т3	Y7	386
GND	-	-	-	GND*	GND*	-
V _{CCO}	5	-	-	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
I/O, V _{REF}	5	P102	P59	T4	AA5	389
I/O	5	-	P60	M6	AB5	392
I/O	5	-	-	T5	AB6	398
I/O	5	P101	P61	N6	AA7	401
I/O	5	-	-	-	W7	404

XC2S100 Device Pinouts (Continued)

XC2S100 Pad Name						Das das r
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
I/O, V _{REF}	5	P100	P62	R5	W8	407
I/O	5	P99	P63	P6	Y8	410
GND	-	P98	P64	GND*	GND*	-
V _{CCO}	5	-	P65	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
V _{CCINT}	-	P97	P66	V _{CCINT} *	V_{CCINT}^{*}	-
I/O	5	P96	P67	R6	AA8	413
I/O	5	P95	P68	M7	V9	416
I/O	5	-	-	-	AB9	419
I/O	5	-	P69	N7	Y9	422
I/O	5	-	P70	T6	W10	428
I/O	5	-	P71	P7	AB10	431
GND	-	-	P72	GND*	GND*	-
I/O, V _{REF}	5	P94	P73	P8	Y10	434
I/O	5	-	P74	R7	V11	437
I/O	5	-	-	T7	W11	440
I/O	5	P93	P75	Т8	AB11	443
V _{CCINT}	-	P92	P76	V _{CCINT} *	V _{CCINT} *	-
I, GCK1	5	P91	P77	R8	Y11	455
V _{CCO}	5	P90	P78	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
V _{CCO}	4	P90	P78	V _{CCO} Bank 4*	V _{CCO} Bank 4*	-
GND	-	P89	P79	GND*	GND*	-
I, GCK0	4	P88	P80	N8	W12	456
I/O	4	P87	P81	N9	U12	460
I/O	4	P86	P82	R9	Y12	466
I/O	4	-	-	N10	AA12	469
I/O	4	-	P83	Т9	AB13	472
I/O, V _{REF}	4	P85	P84	P9	AA13	475
GND	-	-	P85	GND*	GND*	-
I/O	4	-	P86	M10	Y13	478
I/O	4	-	P87	R10	V13	481
I/O	4	-	P88	P10	AA14	487
I/O	4	-	-	-	V14	490
I/O	4	P84	P89	T10	AB15	493
I/O	4	P83	P90	R11	AA15	496
V _{CCINT}	-	P82	P91	V _{CCINT} *	V _{CCINT} *	-
V _{CCO}	4	-	P92	V _{CCO} Bank 4*	V _{CCO} Bank 4*	-
GND	-	P81	P93	GND*	GND*	-
I/O	4	P80	P94	M11	Y15	499

XC2S100 Device Pinouts (Continued)

XC2S100 Name	Pad					Bndry
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
I/O	0	-	P188	A6	C10	107
I/O, V _{REF}	0	P12	P189	B7	A9	110
GND	-	-	P190	GND*	GND*	-
I/O	0	-	P191	C8	B9	113
I/O	0	-	P192	D7	E10	116
I/O	0	-	P193	E7	A8	122
I/O	0	-	-	-	D9	125
I/O	0	P11	P194	C7	E9	128
I/O	0	P10	P195	B6	A7	131
V _{CCINT}	-	P9	P196	V _{CCINT} *	V _{CCINT} *	-
V _{CCO}	0	-	P197	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
GND	-	P8	P198	GND*	GND*	-
I/O	0	P7	P199	A5	B7	134
I/O, V _{REF}	0	P6	P200	C6	E8	137
I/O	0	-	-	-	D8	140
I/O	0	-	P201	B5	C7	143
I/O	0	-	-	D6	D7	146
I/O	0	-	P202	A4	D6	152
I/O, V _{REF}	0	P5	P203	B4	C6	155
V _{CCO}	0	-	-	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
GND	-	-	-	GND*	GND*	-
I/O	0	-	P204	E6	B5	158
I/O	0	-	-	D5	E7	161
I/O	0	-	-	-	E6	164
I/O	0	P4	P205	A3	B4	167
I/O	0	-	-	C5	A3	170
I/O	0	P3	P206	B3	C5	176
ТСК	-	P2	P207	C4	C4	-
V _{CCO}	0	P1	P208	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
V _{CCO}	7	P144	P208	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-

^{04/18/01}

Notes:

- 1. IRDY and TRDY can only be accessed when using Xilinx PCI cores.
- Pads labelled GND*, V_{CCINT}*, V_{CCO} Bank 0*, V_{CCO} Bank 1*, V_{CCO} Bank 2*, V_{CCO} Bank 3*, V_{CCO} Bank 4*, V_{CCO} Bank 5*, V_{CCO} Bank 6*, V_{CCO} Bank 7* are internally bonded to independent ground or power planes within the package.
- 3. See "VCCO Banks" for details on V_{CCO} banking.

XC2S200 Device Pinouts (Continued)

XC2S200 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
GND	-	P198	GND*	GND*	-
I/O	0	P199	A5	B7	188
I/O, V _{REF}	0	P200	C6	E8	191
I/O	0	-	-	D8	197
I/O	0	P201	B5	C7	200
GND	-	-	GND*	GND*	-
I/O	0	-	D6	D7	203
I/O	0	-	-	B6	206
I/O	0	-	-	A5	209
I/O	0	P202	A4	D6	212
I/O, V _{REF}	0	P203	B4	C6	215
V _{CCO}	0	-	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
GND	-	-	GND*	GND*	-
I/O	0	P204	E6	B5	218
I/O	0	-	D5	E7	221
I/O	0	-	-	A4	224
I/O	0	-	-	E6	230
I/O, V _{REF}	0	P205	A3	B4	233
GND	-	-	GND*	GND*	-
I/O	0	-	C5	A3	236
I/O	0	-	-	B3	239
I/O	0	-	-	D5	242
I/O	0	P206	B3	C5	248
тск	-	P207	C4	C4	-
V _{CCO}	0	P208	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
V _{CCO}	7	P208	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-

04/18/01

- 1. IRDY and TRDY can only be accessed when using Xilinx PCI cores.
- Pads labelled GND*, V_{CCINT}*, V_{CCO} Bank 0*, V_{CCO} Bank 1*, V_{CCO} Bank 2*, V_{CCO} Bank 3*, V_{CCO} Bank 4*, V_{CCO} Bank 5*, V_{CCO} Bank 6*, V_{CCO} Bank 7* are internally bonded to independent ground or power planes within the package.
- 3. See "VCCO Banks" for details on V_{CCO} banking.

Additional XC2S200 Package Pins

PQ208

Not Connected Pins							
P55	P56	-	-	-	-		
11/02/00		•					

FG256

		V _{CCIN}	_T Pins					
C3	C14	D4	D13	E5	E12			
M5	M12	N4	N13	P3	P14			
	V _{CCO} Bank 0 Pins							
E8	F8	-	-	-	-			
		V _{CCO} Ba	nk 1 Pins					
E9	F9	-	-	-	-			
		V _{CCO} Ba	nk 2 Pins					
H11	H12	-	-	-	-			
		V _{CCO} Ba	nk 3 Pins					
J11	J12	-	-	-	-			
		V _{CCO} Ba	nk 4 Pins					
L9	M9	-	-	-	-			
	V _{CCO} Bank 5 Pins							
L8	M8	-	-	-	-			
		V _{CCO} Ba	nk 6 Pins					
J5	J6	-	-	-	-			
		V _{CCO} Ba	nk 7 Pins					
H5	H6	-	-	-	-			
		GND	Pins					
A1	A16	B2	B15	F6	F7			
F10	F11	G6	G7	G8	G9			
G10	G11	H7	H8	H9	H10			
J7	J8	J9	J10	K6	K7			
K8	K9	K10	K11	L6	L7			
L10	L11	R2	R15	T1	T16			
		Not Conne	ected Pins					
P4	R4	-	-	-	-			