



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	864
Number of Logic Elements/Cells	3888
Total RAM Bits	49152
Number of I/O	260
Number of Gates	150000
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	456-BBGA
Supplier Device Package	456-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc2s150-6fgg456c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

DS001-1 (v2.8) June 13, 2008

Spartan-II FPGA Family: Introduction and Ordering Information

Product Specification

Introduction

The Spartan[®]-II Field-Programmable Gate Array family gives users high performance, abundant logic resources, and a rich feature set, all at an exceptionally low price. The six-member family offers densities ranging from 15,000 to 200,000 system gates, as shown in Table 1. System performance is supported up to 200 MHz. Features include block RAM (to 56K bits), distributed RAM (to 75,264 bits), 16 selectable I/O standards, and four DLLs. Fast, predictable interconnect means that successive design iterations continue to meet timing requirements.

The Spartan-II family is a superior alternative to mask-programmed ASICs. The FPGA avoids the initial cost, lengthy development cycles, and inherent risk of conventional ASICs. Also, FPGA programmability permits design upgrades in the field with no hardware replacement necessary (impossible with ASICs).

Features

- Second generation ASIC replacement technology
 - Densities as high as 5,292 logic cells with up to 200,000 system gates
 - Streamlined features based on Virtex[®] FPGA architecture
 - Unlimited reprogrammability
 - Very low cost
 - Cost-effective 0.18 micron process

- System level features
 - SelectRAM[™] hierarchical memory:
 - · 16 bits/LUT distributed RAM
 - Configurable 4K bit block RAM
 - Fast interfaces to external RAM
 - Fully PCI compliant
 - Low-power segmented routing architecture
 - Full readback ability for verification/observability
 - Dedicated carry logic for high-speed arithmetic
 - Efficient multiplier support
 - Cascade chain for wide-input functions
 - Abundant registers/latches with enable, set, reset
 - Four dedicated DLLs for advanced clock control
 - Four primary low-skew global clock distribution nets
 - IEEE 1149.1 compatible boundary scan logic
- Versatile I/O and packaging
 - Pb-free package options
 - Low-cost packages available in all densities
 - Family footprint compatibility in common packages
 - 16 high-performance interface standards
 - Hot swap Compact PCI friendly
 - Zero hold time simplifies system timing
- Core logic powered at 2.5V and I/Os powered at 1.5V, 2.5V, or 3.3V
- Fully supported by powerful Xilinx[®] ISE[®] development system
 - Fully automatic mapping, placement, and routing

Table 1: Spartan-II FPGA Family Members							
Device	Logic Cells	System Gates (Logic and RAM)	CLB Array (R x C)	Total CLBs	Maximum Available User I/O ⁽¹⁾	Total Distributed RAM Bits	Total Block RAM Bits
XC2S15	432	15,000	8 x 12	96	86	6,144	16K
XC2S30	972	30,000	12 x 18	216	92	13,824	24K
XC2S50	1,728	50,000	16 x 24	384	176	24,576	32K
XC2S100	2,700	100,000	20 x 30	600	176	38,400	40K
XC2S150	3,888	150,000	24 x 36	864	260	55,296	48K
XC2S200	5,292	200,000	28 x 42	1,176	284	75,264	56K

Notes:

1. All user I/O counts do not include the four global clock/user input pins. See details in Table 2, page 4.

© 2000-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

Spartan-II Product Availability

Table 2 shows the maximum user I/Os available on the device and the number of user I/Os available for each device/package combination. The four global clock pins are usable as additional user I/Os when not used as a global clock pin. These pins are not included in user I/O counts.

Table 2: Spartan-II FPGA User I/O Chart(1)

		Available User I/O According to Package Type							
Device	Maximum User I/O	VQ100 VQG100	TQ144 TQG144	CS144 CSG144	PQ208 PQG208	FG256 FGG256	FG456 FGG456		
XC2S15	86	60	86	(Note 2)	-	-	-		
XC2S30	92	60	92	92	(Note 2)	-	-		
XC2S50	176	-	92	-	140	176	-		
XC2S100	176	-	92	-	140	176	(Note 2)		
XC2S150	260	-	-	-	140	176	260		
XC2S200	284	-	-	-	140	176	284		

Notes:

1. All user I/O counts do not include the four global clock/user input pins.

2. Discontinued by PDN2004-01.

The three IOB registers function either as edge-triggered D-type flip-flops or as level-sensitive latches. Each IOB has a clock signal (CLK) shared by the three registers and independent Clock Enable (CE) signals for each register. In addition to the CLK and CE control signals, the three registers share a Set/Reset (SR). For each register, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

A feature not shown in the block diagram, but controlled by the software, is polarity control. The input and output buffers and all of the IOB control signals have independent polarity controls.

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration all outputs not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs may optionally be pulled up.

Table	3:	Standards	Supported	by I/O	(Typical	Values)
-------	----	-----------	-----------	--------	----------	---------

I/O Standard	Input Reference Voltage (V _{REF})	Output Source Voltage (V _{CCO})	Board Termination Voltage (V _{TT})
LVTTL (2-24 mA)	N/A	3.3	N/A
LVCMOS2	N/A	2.5	N/A
PCI (3V/5V, 33 MHz/66 MHz)	N/A	3.3	N/A
GTL	0.8	N/A	1.2
GTL+	1.0	N/A	1.5
HSTL Class I	0.75	1.5	0.75
HSTL Class III	0.9	1.5	1.5
HSTL Class IV	0.9	1.5	1.5
SSTL3 Class I and II	1.5	3.3	1.5
SSTL2 Class I and II	1.25	2.5	1.25
СТТ	1.5	3.3	1.5
AGP-2X	1.32	3.3	N/A

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration. All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5V compliance, and one that does not. For 5V compliance, a zener-like structure connected to ground turns on when the output rises to approximately 6.5V. When 5V compliance is not required, a conventional clamp diode may be connected to the output supply voltage, V_{CCO}. The type of over-voltage protection can be selected independently for each pad.

All Spartan-II FPGA IOBs support IEEE 1149.1-compatible boundary scan testing.

Input Path

A buffer In the Spartan-II FPGA IOB input path routes the input signal either directly to internal logic or through an optional input flip-flop.

An optional delay element at the D-input of this flip-flop eliminates pad-to-pad hold time. The delay is matched to the internal clock-distribution delay of the FPGA, and when used, assures that the pad-to-pad hold time is zero.

Each input buffer can be configured to conform to any of the low-voltage signaling standards supported. In some of these standards the input buffer utilizes a user-supplied threshold voltage, V_{REF} . The need to supply V_{REF} imposes constraints on which standards can used in close proximity to each other. See "I/O Banking," page 9.

There are optional pull-up and pull-down resistors at each input for use after configuration.

Output Path

The output path includes a 3-state output buffer that drives the output signal onto the pad. The output signal can be routed to the buffer directly from the internal logic or through an optional IOB output flip-flop.

The 3-state control of the output can also be routed directly from the internal logic or through a flip-flip that provides synchronous enable and disable.

Each output driver can be individually programmed for a wide range of low-voltage signaling standards. Each output buffer can source up to 24 mA and sink up to 48 mA. Drive strength and slew rate controls minimize bus transients.

In most signaling standards, the output high voltage depends on an externally supplied V_{CCO} voltage. The need to supply V_{CCO} imposes constraints on which standards can be used in close proximity to each other. See "I/O Banking".

An optional weak-keeper circuit is connected to each output. When selected, the circuit monitors the voltage on the pad and weakly drives the pin High or Low to match the input signal. If the pin is connected to a multiple-source signal, the weak keeper holds the signal in its last state if all



Figure 4: Spartan-II CLB Slice (two identical slices in each CLB)

Storage Elements

Storage elements in the Spartan-II FPGA slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals may be configured to operate asynchronously.

All control signals are independently invertible, and are shared by the two flip-flops within the slice.

Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Configuration

Configuration is the process by which the bitstream of a design, as generated by the Xilinx software, is loaded into the internal configuration memory of the FPGA. Spartan-II devices support both serial configuration, using the master/slave serial and JTAG modes, as well as byte-wide configuration employing the Slave Parallel mode.

Configuration File

Spartan-II devices are configured by sequentially loading frames of data that have been concatenated into a configuration file. Table 8 shows how much nonvolatile storage space is needed for Spartan-II devices.

It is important to note that, while a PROM is commonly used to store configuration data before loading them into the FPGA, it is by no means required. Any of a number of different kinds of under populated nonvolatile storage already available either on or off the board (i.e., hard drives, FLASH cards, etc.) can be used. For more information on configuration without a PROM, refer to <u>XAPP098</u>, *The Low-Cost, Efficient Serial Configuration of Spartan FPGAs*.

Device	Configuration File Size (Bits)
XC2S15	197,696
XC2S30	336,768
XC2S50	559,200
XC2S100	781,216
XC2S150	1,040,096
XC2S200	1,335,840

Table 8: Spartan-II Configuration File Size

Modes

Spartan-II devices support the following four configuration modes:

- Slave Serial mode
- Master Serial mode
- Slave Parallel mode
- Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to the end of configuration. The selection codes are listed in Table 9.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected.

Configuration Mode	Preconfiguration Pull-ups	МО	M1	M2	CCLK Direction	Data Width	Serial D _{OUT}
Master Serial mode	No	0	0	0	Out	1	Yes
	Yes	0	0	1			
Slave Parallel mode	Yes	0	1	0	In	8	No
	No	0	1	1			
Boundary-Scan mode	Yes	1	0	0	N/A	1	No
	No	1	0	1			
Slave Serial mode	Yes	1	1	0	In	1	Yes
	No	1	1	1			

Table 9: Configuration Modes

Notes:

 During power-on and throughout configuration, the I/O drivers will be in a high-impedance state. After configuration, all unused I/Os (those not assigned signals) will remain in a high-impedance state. Pins used as outputs may pulse High at the end of configuration (see <u>Answer 10504</u>).

2. If the Mode pins are set for preconfiguration pull-ups, those resistors go into effect once the rising edge of INIT samples the Mode pins. They will stay in effect until GTS is released during startup, after which the UnusedPin bitstream generator option will determine whether the unused I/Os have a pull-up, pull-down, or no resistor.



Figure 18: Slave Parallel Configuration Circuit Diagram

Multiple Spartan-II FPGAs can be configured using the Slave Parallel mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data, WRITE, and BUSY pins of all the devices in parallel. The individual devices are loaded separately by asserting the CS pin of each device in turn and writing the appropriate data. Sync-to-DONE start-up timing is used to ensure that the start-up sequence does not begin until all the FPGAs have been loaded. See "Start-up," page 19.

Write

When using the Slave Parallel Mode, write operations send packets of byte-wide configuration data into the FPGA. Figure 19, page 25 shows a flowchart of the write sequence used to load data into the Spartan-II FPGA. This is an expansion of the "Load Configuration Data Frames" block in Figure 11, page 18. The timing for write operations is shown in Figure 20, page 26. For the present example, the user holds $\overline{\text{WRITE}}$ and $\overline{\text{CS}}$ Low throughout the sequence of write operations. Note that when $\overline{\text{CS}}$ is asserted on successive CCLKs, $\overline{\text{WRITE}}$ must remain either asserted or de-asserted. Otherwise an abort will be initiated, as in the next section.

- 1. Drive data onto D0-D7. Note that to avoid contention, the data source should not be enabled while \overline{CS} is Low and \overline{WRITE} is High. Similarly, while \overline{WRITE} is High, no more than one device's \overline{CS} should be asserted.
- 2. On the rising edge of CCLK: If BUSY is Low, the data is accepted on this clock. If BUSY is High (from a previous write), the data is not accepted. Acceptance will instead occur on the first clock after BUSY goes Low, and the data must be held until this happens.
- 3. Repeat steps 1 and 2 until all the data has been sent.
- 4. De-assert $\overline{\text{CS}}$ and $\overline{\text{WRITE}}$.

SSTL3 Class I

A sample circuit illustrating a valid termination technique for SSTL3_I appears in Figure 47. DC voltage specifications appear in Table 25 for the SSTL3_I standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

SSTL3 Class I



Figure 47: Terminated SSTL3 Class I

Table 2	25:	SSTL3_	I Voltage	Speci	fications
---------	-----	--------	-----------	-------	-----------

Parameter	Min	Тур	Max
V _{CCO}	3.0	3.3	3.6
$V_{REF} = 0.45 \times V_{CCO}$	1.3	1.5	1.7
$V_{TT} = V_{REF}$	1.3	1.5	1.7
$V_{IH} \ge V_{REF} + 0.2$	1.5	1.7	3.9 ⁽¹⁾
$V_{IL} \leq V_{REF} - 0.2$	-0.3(2)	1.3	1.5
$V_{OH} \ge V_{REF} + 0.6$	1.9	-	-
$V_{OL} \le V_{REF} - 0.6$	-	-	1.1
I _{OH} at V _{OH} (mA)	-8	-	-
I _{OL} at V _{OL} (mA)	8	-	-

Notes:

1. V_{IH} maximum is V_{CCO} + 0.3.

2. V_{IL} minimum does not conform to the formula.

SSTL3 Class II

A sample circuit illustrating a valid termination technique for SSTL3_II appears in Figure 48. DC voltage specifications appear in Table 26 for the SSTL3_II standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.



Figure 48: Terminated SSTL3 Class II

Table 26: SSTL3_II Voltage Specifications

Parameter	Min	Тур	Max
V _{CCO}	3.0	3.3	3.6
$V_{REF} = 0.45 \times V_{CCO}$	1.3	1.5	1.7
$V_{TT} = V_{REF}$	1.3	1.5	1.7
$V_{IH} \ge V_{REF} + 0.2$	1.5	1.7	3.9 ⁽¹⁾
$V_{IL} \leq V_{REF} - 0.2$	-0.3 ⁽²⁾	1.3	1.5
$V_{OH} \ge V_{REF} + 0.8$	2.1	-	-
$V_{OL} \leq V_{REF} - 0.8$	-	-	0.9
I _{OH} at V _{OH} (mA)	-16	-	-
I _{OL} at V _{OL} (mA)	16	-	-

Notes:

1. V_{IH} maximum is V_{CCO} + 0.3

2. V_{IL} minimum does not conform to the formula

XILINX[®]

СТТ

A sample circuit illustrating a valid termination technique for CTT appear in Figure 51. DC voltage specifications appear in Table 29 for the CTT standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics .



Figure 51: Terminated CTT

Table 29: CTT Voltage Specifications

Parameter	Min	Тур	Max
V _{CCO}	2.05 ⁽¹⁾	3.3	3.6
V _{REF}	1.35	1.5	1.65
V _{TT}	1.35	1.5	1.65
$V_{IH} \ge V_{REF} + 0.2$	1.55	1.7	-
$V_{IL} \leq V_{REF} - 0.2$	-	1.3	1.45
$V_{OH} \ge V_{REF} + 0.4$	1.75	1.9	-
$V_{OL} \leq V_{REF} - 0.4$	-	1.1	1.25
I _{OH} at V _{OH} (mA)	-8	-	-
I _{OL} at V _{OL} (mA)	8	-	-

Notes:

1. Timing delays are calculated based on V_{CCO} min of 3.0V.

PCI33_3 and PCI66_3

PCI33_3 or PCI66_3 require no termination. DC voltage specifications appear in Table 30 for the PCI33_3 and PCI66_3 standards. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Table 30: PCI33_3 and PCI66_3 Voltage Specifications

Parameter	Min	Тур	Max
V _{CCO}	3.0	3.3	3.6
V _{REF}	-	-	-
V _{TT}	-	-	-
$V_{IH} = 0.5 \times V_{CCO}$	1.5	1.65	V _{CCO} + 0.5
$V_{IL} = 0.3 \times V_{CCO}$	-0.5	0.99	1.08
$V_{OH} = 0.9 \times V_{CCO}$	2.7	-	-
$V_{OL} = 0.1 \times V_{CCO}$	-	-	0.36
I _{OH} at V _{OH} (mA)	Note 1	-	-
I _{OL} at V _{OL} (mA)	Note 1	-	-

Notes:

1. Tested according to the relevant specification.

PCI33_5

PCI33_5 requires no termination. DC voltage specifications appear in Table 31 for the PCI33_5 standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Table 31: PCI33_5 Voltage Specifications

Parameter	Min	Тур	Max
V _{CCO}	3.0	3.3	3.6
V _{REF}	-	-	-
V _{TT}	-	-	-
V _{IH}	1.425	1.5	5.5
V _{IL}	-0.5	1.0	1.05
V _{OH}	2.4	-	-
V _{OL}	-	-	0.55
I _{OH} at V _{OH} (mA)	Note 1	-	-
I _{OL} at V _{OL} (mA)	Note 1	-	-

Notes:

1. Tested according to the relevant specification.

XILINX[®]

LVTTL

LVTTL requires no termination. DC voltage specifications appears in Table 32 for the LVTTL standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Parameter	Min	Тур	Max
V _{CCO}	3.0	3.3	3.6
V _{REF}	-	-	-
V _{TT}	-	-	-
V _{IH}	2.0	-	5.5
V _{IL}	-0.5	-	0.8
V _{OH}	2.4	-	-
V _{OL}	-	-	0.4
I _{OH} at V _{OH} (mA)	-24	-	-
I _{OL} at V _{OL} (mA)	24	-	-

Notes:

1. V_{OL} and V_{OH} for lower drive currents sample tested.

LVCMOS2

LVCMOS2 requires no termination. DC voltage specifications appear in Table 33 for the LVCMOS2 standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Table 33: LVCMOS2 Voltage Specifications

Parameter	Min	Тур	Max
V _{CCO}	2.3	2.5	2.7
V _{REF}	-	-	-
V _{TT}	-	-	-
V _{IH}	1.7	-	5.5
V _{IL}	-0.5	-	0.7
V _{OH}	1.9	-	-
V _{OL}	-	-	0.4
I _{OH} at V _{OH} (mA)	-12	-	-
I _{OL} at V _{OL} (mA)	12	-	-

AGP-2X

The specification for the AGP-2X standard does not document a recommended termination technique. DC voltage specifications appear in Table 34 for the AGP-2X standard. See "DC Specifications" in Module 3 for the actual FPGA characteristics.

Table 34: AGP-2X Voltage Specifications

Parameter	Min	Тур	Max
V _{CCO}	3.0	3.3	3.6
$V_{REF} = N \times V_{CCO}^{(1)}$	1.17	1.32	1.48
V _{TT}	-	-	-
$V_{IH} \ge V_{REF} + 0.2$	1.37	1.52	-
$V_{IL} \leq V_{REF} - 0.2$	-	1.12	1.28
$V_{OH} \ge 0.9 \times V_{CCO}$	2.7	3.0	-
$V_{OL} \le 0.1 \times V_{CCO}$	-	0.33	0.36
I _{OH} at V _{OH} (mA)	Note 2	-	-
I _{OL} at V _{OL} (mA)	Note 2	-	-

Notes:

For design examples and more information on using the I/O, see <u>XAPP179</u>, Using SelectIO Interfaces in Spartan-II and Spartan-IIE FPGAs.

^{1.} N must be greater than or equal to 0.39 and less than or equal to 0.41.

^{2.} Tested according to the relevant specification.

Recommended Operating Conditions

Symbol	Description		Min	Max	Units
Т _Ј	Junction temperature ⁽¹⁾	Commercial	0	85	°C
		Industrial	-40	100	°C
V _{CCINT}	Supply voltage relative to GND ^(2,5)	Commercial	2.5 – 5%	2.5 + 5%	V
		Industrial	2.5 – 5%	2.5 + 5%	V
V _{CCO}	Supply voltage relative to GND ^(3,5)	Commercial	1.4	3.6	V
		Industrial	1.4	3.6	V
T _{IN}	Input signal transition time ⁽⁴⁾	·	-	250	ns

Notes:

1. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.

2. Functional operation is guaranteed down to a minimum V_{CCINT} of 2.25V (Nominal V_{CCINT} – 10%). For every 50 mV reduction in V_{CCINT} below 2.375V (nominal V_{CCINT} – 5%), all delay parameters increase by 3%.

3. Minimum and maximum values for V_{CCO} vary according to the I/O standard selected.

4. Input and output measurement threshold is ~50% of V_{CCO}. See "Delay Measurement Methodology," page 60 for specific levels.

5. Supply voltages may be applied in any order desired.

DC Characteristics Over Operating Conditions

Symbol	Description	Min	Тур	Max	Units		
V _{DRINT}	Data Retention V _{CCINT} voltage (below may be lost)	iguration data	2.0	-	-	V	
V _{DRIO}	Data Retention V _{CCO} voltage (below v be lost)	which configu	ration data may	1.2	-	-	V
ICCINTQ	Quiescent V _{CCINT} supply current ⁽¹⁾	XC2S15	Commercial	-	10	30	mA
			Industrial	-	10	60	mA
		XC2S30	Commercial	-	10	30	mA
			Industrial	-	10	60	mA
		XC2S50	Commercial	-	12	50	mA
			Industrial	-	12	100	mA
		XC2S100 Commercial		-	12	50	mA
			Industrial	-	12	100	mA
		XC2S150	Commercial	-	15	50	mA
			Industrial	-	15	100	mA
		XC2S200	Commercial	-	15	75	mA
			Industrial	-	15	150	mA
ICCOQ	Quiescent V_{CCO} supply current ⁽¹⁾			-	-	2	mA
I _{REF}	V _{REF} current per V _{REF} pin			-	-	20	μΑ
١L	Input or output leakage current ⁽²⁾				-	+10	μΑ
C _{IN}	Input capacitance (sample tested)	VQ, CS, TO packages	Q, PQ, FG	-	-	8	pF
I _{RPU}	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 3.3V$ (sample tested) ⁽³⁾			-	-	0.25	mA
I _{RPD}	Pad pull-down (when selected) @ V_{I}	_N = 3.6V (sar	nple tested) ⁽³⁾	-	-	0.15	mA

Notes:

1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.

2. The I/O leakage current specification applies only when the V_{CCINT} and V_{CCO} supply voltages have reached their respective minimum Recommended Operating Conditions.

3. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not provide valid logic levels when input pins are connected to other circuits.

Power-On Requirements

Spartan-II FPGAs require that a minimum supply current I_{CCPO} be provided to the V_{CCINT} lines for a successful power-on. If more current is available, the FPGA can consume more than I_{CCPO} minimum, though this cannot adversely affect reliability.

A maximum limit for I_{CCPO} is not specified. Therefore the use of foldback/crowbar supplies and fuses deserves special attention. In these cases, limit the I_{CCPO} current to a level below the trip point for over-current protection in order to avoid inadvertently shutting down the supply.

		Conditions		New Requirements ⁽¹⁾ For Devices with Date Code 0321 or Later		Old Requirements ⁽¹⁾ For Devices with Date Code before 0321		
Symbol	Description	Junction Temperature ⁽²⁾	Device Temperature Grade	Min	Мах	Min	Мах	Units
I _{CCPO} ⁽³⁾	Total V _{CCINT} supply	$-40^{\circ}C \le T_{J} < -20^{\circ}C$	Industrial	1.50	-	2.00	-	A
	current required	$-20^{\circ}C \le T_{J} < 0^{\circ}C$	Industrial	1.00	-	2.00	-	A
during power-on	$0^{\circ}C \leq T_{J} \leq 85^{\circ}C$	Commercial	0.25	-	0.50	-	Α	
	$85^{\circ}C < T_{J} \leq 100^{\circ}C$	Industrial	0.50	-	0.50	-	А	
T _{CCPO} ^(4,5)	V _{CCINT} ramp time	–40°C≤ T _J ≤ 100°C	All	-	50	-	50	ms

Notes:

1. The date code is printed on the top of the device's package. See the "Device Part Marking" section in Module 1.

2. The expected T_J range for the design determines the I_{CCPO} minimum requirement. Use the applicable ranges in the junction temperature column to find the associated current values in the appropriate new or old requirements column according to the date code. Then choose the highest of these current values to serve as the minimum I_{CCPO} requirement that must be met. For example, if the junction temperature for a given design is -25°C ≤ T_J ≤ 75°C, then the new minimum I_{CCPO} requirement is 1.5A. If 5°C ≤ T_J ≤ 90°C, then the new minimum I_{CCPO} requirement is 0.5A.

3. The I_{CCPO} requirement applies for a brief time (commonly only a few milliseconds) when V_{CCINT} ramps from 0 to 2.5V.

4. The ramp time is measured from GND to V_{CCINT} max on a fully loaded board.

5. During power-on, the V_{CCINT} ramp must increase steadily in voltage with no dips.

6. For more information on designing to meet the power-on specifications, refer to the application note <u>XAPP450 "Power-On Current</u> <u>Requirements for the Spartan-II and Spartan-IIE Families"</u>

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for V_{OL} and V_{OH} are guaranteed output voltages over the recommended operating conditions. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} with the respective I_{OL} and I_{OH} currents shown. Other standards are sample tested.

Input/Output		V _{IL}	V	ін	V _{OL}	V _{OH}	I _{OL}	I _{ОН}
Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTL ⁽¹⁾	-0.5	0.8	2.0	5.5	0.4	2.4	24	-24
LVCMOS2	-0.5	0.7	1.7	5.5	0.4	1.9	12	-12
PCI, 3.3V	-0.5	44% V _{CCINT}	60% V _{CCINT}	V _{CCO} + 0.5	10% V _{CCO}	90% V _{CCO}	Note (2)	Note (2)
PCI, 5.0V	-0.5	0.8	2.0	5.5	0.55	2.4	Note (2)	Note (2)
GTL	-0.5	V _{REF} – 0.05	V _{REF} + 0.05	3.6	0.4	N/A	40	N/A
GTL+	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.6	N/A	36	N/A
HSTL I	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} – 0.4	8	-8
HSTL III	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} – 0.4	24	-8
HSTL IV	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} – 0.4	48	-8
SSTL3 I	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} – 0.6	V _{REF} + 0.6	8	-8
SSTL3 II	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} – 0.8	V _{REF} + 0.8	16	-16
SSTL2 I	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} – 0.6	V _{REF} + 0.6	7.6	-7.6
SSTL2 II	-0.5	V _{REF} – 0.2	V _{REF} + 0.2	3.6	V _{REF} – 0.8	V _{REF} + 0.8	15.2	-15.2

IOB Input Delay Adjustments for Different Standards⁽¹⁾

Input delays associated with the pad are specified for LVTTL. For other standards, adjust the delays by the values shown. A delay adjusted in this way constitutes a worst-case limit.

			Speed					
Symbol	Description	Standard	-6	-5	Units			
Data Input Delay Adjustments								
T _{ILVTTL}	Standard-specific data input delay	LVTTL	0	0	ns			
T _{ILVCMOS2}	adjustments	LVCMOS2	-0.04	-0.05	ns			
T _{IPCI33_3}		PCI, 33 MHz, 3.3V	-0.11	-0.13	ns			
T _{IPCI33_5}		PCI, 33 MHz, 5.0V	0.26	0.30	ns			
T _{IPCI66_3}		PCI, 66 MHz, 3.3V	-0.11	-0.13	ns			
T _{IGTL}		GTL	0.20	0.24	ns			
T _{IGTLP}		GTL+	0.11	0.13	ns			
T _{IHSTL}		HSTL	0.03	0.04	ns			
T _{ISSTL2}		SSTL2	-0.08	-0.09	ns			
T _{ISSTL3}		SSTL3	-0.04	-0.05	ns			
T _{ICTT}		CTT	0.02	0.02	ns			
T _{IAGP}		AGP	-0.06	-0.07	ns			

Notes:

1. Input timing for LVTTL is measured at 1.4V. For other I/O standards, see the table "Delay Measurement Methodology," page 60.



DS001-4 (v2.8) June 13, 2008

Spartan-II FPGA Family: Pinout Tables

Product Specification

Introduction

This section describes how the various pins on a Spartan[®]-II FPGA connect within the supported component packages, and provides device-specific thermal characteristics. Spartan-II FPGAs are available in both standard and Pb-free, RoHS versions of each package, with the Pb-free version adding a "G" to the middle of the package code. Except for the thermal characteristics, all

information for the standard package applies equally to the Pb-free package.

Pin Types

Most pins on a Spartan-II FPGA are general-purpose, user-defined I/O pins. There are, however, different functional types of pins on Spartan-II FPGA packages, as outlined in Table 35.

Table 35: Pin Definitions

Pin Name	Dedicated	Direction	Description
GCK0, GCK1, GCK2, GCK3	No	Input	Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks.
M0, M1, M2	Yes	Input	Mode pins are used to specify the configuration mode.
CCLK	Yes	Input or Output	The configuration Clock I/O pin. It is an input for slave-parallel and slave-serial modes, and output in master-serial mode.
PROGRAM	Yes	Input	Initiates a configuration sequence when asserted Low.
DONE	Yes	Bidirectional	Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output may be open drain.
INIT	No	Bidirectional (Open-drain)	When Low, indicates that the configuration memory is being cleared. This pin becomes a user I/O after configuration.
BUSY/DOUT	No	Output	In Slave Parallel mode, BUSY controls the rate at which configuration data is loaded. This pin becomes a user I/O after configuration unless the Slave Parallel port is retained.
			In serial modes, DOUT provides configuration data to downstream devices in a daisy-chain. This pin becomes a user I/O after configuration.
D0/DIN, D1, D2, D3, D4, D5, D6, D7	No	Input or Output	In Slave Parallel mode, D0-D7 are configuration data input pins. During readback, D0-D7 are output pins. These pins become user I/Os after configuration unless the Slave Parallel port is retained.
			In serial modes, DIN is the single data input. This pin becomes a user I/O after configuration.
WRITE	No	Input	In Slave Parallel mode, the active-low Write Enable signal. This pin becomes a user I/O after configuration unless the Slave Parallel port is retained.
<u>CS</u>	No	Input	In Slave Parallel mode, the active-low Chip Select signal. This pin becomes a user I/O after configuration unless the Slave Parallel port is retained.
TDI, TDO, TMS, TCK	Yes	Mixed	Boundary Scan Test Access Port pins (IEEE 1149.1).
V _{CCINT}	Yes	Input	Power supply pins for the internal core logic.
V _{CCO}	Yes	Input	Power supply pins for output drivers (subject to banking rules)
V _{REF}	No	Input	Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules).
GND	Yes	Input	Ground.
IRDY, TRDY	No	See PCI core documentation	These signals can only be accessed when using Xilinx [®] PCI cores. If the cores are not used, these pins are available as user I/Os.

© 2000-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

www.xilinx.com

Package Thermal Characteristics

Table 39 provides the thermal characteristics for the various Spartan-II FPGA package offerings. This information is also available using the Thermal Query tool on xilinx.com (www.xilinx.com/cgi-bin/thermal/thermal.pl).

The junction-to-case thermal resistance (θ_{JC}) indicates the difference between the temperature measured on the package body (case) and the die junction temperature per watt of power consumption. The junction-to-board (θ_{JB})

Table	39:	Spartan-II	Package	Thermal	Characteristics
-------	-----	------------	---------	---------	-----------------

value similarly reports the difference between the board and junction temperature. The junction-to-ambient (θ_{JA}) value reports the temperature difference between the ambient environment and the junction temperature. The θ_{JA} value is reported at different air velocities, measured in linear feet per minute (LFM). The "Still Air (0 LFM)" column shows the θ_{JA} value in a system without a fan. The thermal resistance drops with increasing air flow.

				J	unction-to- at Differen	Ambient (θ _J , t Air Flows)	
Package	Device	Junction-to-Case (θ _{JC})	Junction-to- Board (θ _{JB})	Still Air (0 LFM)	250 LFM	500 LFM	750 LFM	Units
VQ100	XC2S15	11.3	N/A	44.1	36.7	34.2	33.3	°C/Watt
VQG100	XC2S30	10.1	N/A	40.7	33.9	31.5	30.8	°C/Watt
	XC2S15	7.3	N/A	38.6	30.0	25.7	24.1	°C/Watt
TQ144	XC2S30	6.7	N/A	34.7	27.0	23.1	21.7	°C/Watt
TQG144	XC2S50	5.8	N/A	32.2	25.1	21.4	20.1	°C/Watt
	XC2S100	5.3	N/A	31.4	24.4	20.9	19.6	°C/Watt
CS144 CSG144	XC2S30	2.8	N/A	34.0	26.0	23.9	23.2	°C/Watt
	XC2S50	6.7	N/A	25.2	18.6	16.4	15.2	°C/Watt
PQ208	XC2S100	5.9	N/A	24.6	18.1	16.0	14.9	°C/Watt
PQG208	XC2S150	5.0	N/A	23.8	17.6	15.6	14.4	°C/Watt
	XC2S200	4.1	N/A	23.0	17.0	15.0	13.9	°C/Watt
	XC2S50	7.1	17.6	27.2	21.4	20.3	19.8	°C/Watt
FG256	XC2S100	5.8	15.1	25.1	19.5	18.3	17.8	°C/Watt
FGG256	XC2S150	4.6	12.7	23.0	17.6	16.3	15.8	°C/Watt
	XC2S200	3.5	10.7	21.4	16.1	14.7	14.2	°C/Watt
FG456	XC2S150	2.0	N/A	21.9	17.3	15.8	15.2	°C/Watt
FGG456	XC2S200	2.0	N/A	21.0	16.6	15.1	14.5	°C/Watt

XC2S50 Device Pinouts (Continued)

XC2S50 Pad Name					Bndry
Function	Bank	TQ144	PQ208	FG256	Scan
I/O	0	-	-	D8	83
I/O	0	-	P188	A6	86
I/O, V _{REF}	0	P12	P189	B7	89
GND	-	-	P190	GND*	-
I/O	0	-	P191	C8	92
I/O	0	-	P192	D7	95
I/O	0	-	P193	E7	98
I/O	0	P11	P194	C7	104
I/O	0	P10	P195	B6	107
V _{CCINT}	-	P9	P196	V _{CCINT} *	-
V _{CCO}	0	-	P197	V _{CCO} Bank 0*	-
GND	-	P8	P198	GND*	-
I/O	0	P7	P199	A5	110
I/O	0	P6	P200	C6	113
I/O	0	-	P201	B5	116
I/O	0	-	-	D6	119
I/O	0	-	P202	A4	122
I/O, V _{REF}	0	P5	P203	B4	125
GND	-	-	-	GND*	-
I/O	0	-	P204	E6	128
I/O	0	-	-	D5	131
I/O	0	P4	P205	A3	134
I/O	0	-	-	C5	137
I/O	0	P3	P206	B3	140
TCK	-	P2	P207	C4	-
V _{CCO}	0	P1	P208	V _{CCO} Bank 0*	-
V _{CCO}	7	P144	P208	V _{CCO} Bank 7*	-

04/18/01

Notes:

- 1. IRDY and TRDY can only be accessed when using Xilinx PCI cores.
- Pads labelled GND*, V_{CCINT}*, V_{CCO} Bank 0*, V_{CCO} Bank 1*, V_{CCO} Bank 2*, V_{CCO} Bank 3*, V_{CCO} Bank 4*, V_{CCO} Bank 5*, V_{CCO} Bank 6*, V_{CCO} Bank 7* are internally bonded to independent ground or power planes within the package.
- 3. See "VCCO Banks" for details on V_{CCO} banking.

Additional XC2S50 Package Pins

TQ1	44
-----	----

Not Connected Pins							
P104	P105	-	-	-	-		
11/02/00							

Additional XC2S50 Package Pins (Continued)

PQ208

Not Connected Pins							
P55	P56	-	-	-	-		
11/02/00							

FG256

C3 C14 D4 D13 E5 E12 M5 M12 N4 N13 P3 P14 Vcco Bark 0 Pins Vcco Bark 1 Pins P3 P14 E8 F8 - - - E9 F9 - - - H11 H12 - - - Vcco Bark 2 Pins - - - H11 H12 - - - Vcco Bark 2 Pins - - - J11 J12 - - - U9 M9 - - - - L9 M9 - - - - J5 J6 - - - - J5 J6 - - - - J5 J6 - - - - H5 H6 - - - -			V _{CCINT} Pins							
M5 M12 N4 N13 P3 P14 V _{CCO} Bank 0 Pins V P14 V P14 E8 F8 - - - - E9 F9 - - - - H11 H12 - - - - VCCO Bank 2 Pins - - - - - J11 J12 - - - - - U9 M9 - - - - - - - L9 M9 - - - - - - - L8 M8 - - - - - - J15 J6 - -	C3	C14	D4	D13	E5	E12				
V _{CCO} Bark 0 Pins E8 F8 - - - V _{CCO} Bark 1 Pins E9 F9 - - - V _{CCO} Bark 2 Pins H11 H12 - - - V _{CCO} Bark 2 Pins H11 H12 - - - V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 4 Pins L9 M9 - - - - L9 M9 - - - - - L8 M8 - - - - - Structure of the structure	M5	M12	N4	N13	P3	P14				
E8 F8 - - - - - E9 F9 - - - - - E9 F9 - - - - - H11 H12 - - - - - H11 H12 - - - - - J11 J12 - - - - - L9 M9 - - - - - - L9 M9 - - - - - - J5 J6 - - - - - - H5 H6 - - - - - -			V _{CCO} Ba	nk 0 Pins						
V _{CCO} Bark 1 Pins E9 F9 - - - V _{CCO} Bark 2 Pins H11 H12 - - - V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 4 Pins L9 M9 - - - - V _{CCO} Bark 5 Pins L8 M8 - - - - V _{CCO} Bark 5 Pins J5 J6 - - - - J5 J6 - - - - - H5 H6 - - - - - H5 H6 - - - - - H5 H6 - - - - - M1 A16 B2 B15 F6 F7 F10 F11 G6 G7	E8	F8	-	-	-	-				
E9 F9 - - - - H11 H12 - - - - H11 H12 - - - - J11 J12 - - - - J11 J12 - - - - U11 J12 - - - - U2 M9 - - - - L9 M9 - - - - L9 M9 - - - - L9 M9 - - - - - L9 M9 - - - - - L9 M9 - - - - - L8 M8 - - - - - J5 J6 - - - - - H5 H6 - - - - - A1 A16 B2 B1			V _{CCO} Ba	nk 1 Pins						
V _{CCO} Bark 2 Pins H11 H12 - - - V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 4 Pins U - - V _{CCO} Bark 4 Pins L9 M9 - - - V _{CCO} Bark 5 Pins L8 M8 - - V _{CCO} Bark 6 Pins J5 J6 - J5 J6 - J5 J6 - J5 J6 - J11 C V _{CCO} Bark 7 Pins H5 H6 - - GND Pins A1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 <	E9	F9	-	-	-	-				
H11 H12 - - - - V _{CCO} Bark 3 Pins J11 J12 - - - VCCO Bark 4 Pins V V Pins - L9 M9 - - - - V2CO Bark 5 Pins - - - - L8 M8 - - - - J5 J6 - - - - J5 J6 - - - - J5 J6 - - - - H5 H6 - - - - - K11 G6 G7 G8 G9 G9 G10 K11 L6 L7 J7 J8 J9 J10 K6 K7 K8 K9 K10<			V _{CCO} Ba	nk 2 Pins						
V _{CCO} Bark 3 Pins J11 J12 - - - V _{CCO} Bark 4 Pins L9 M9 - - - - V _{CCO} Bark 4 Pins L9 M9 - - - - V _{CCO} Bark 5 Pins L8 M8 - - - - V _{CCO} Bark 6 Pins J5 J6 - - - - J5 J6 - - - - J5 J6 - <t< td=""><td>H11</td><td>H12</td><td>-</td><td>-</td><td>-</td><td>-</td></t<>	H11	H12	-	-	-	-				
J11 J12 - - - - V _{CCO} Bark 4 Pins L9 M9 - - - V _{CCO} Bark 5 Pins L8 M8 - - - L8 M8 - - - - J5 J6 - - - - J5 J6 - - - - H5 H6 - - - - K11 G6 G7 G8 G9 G10 G10 G11 H7 H8 H9 H10 J7 J7 J8 J9 J10 K6 K7 K8 K9 K10 <th< td=""><td></td><td></td><td>V_{CCO} Ba</td><td>nk 3 Pins</td><td></td><td></td></th<>			V _{CCO} Ba	nk 3 Pins						
V _{CCO} Bark 4 Pins L9 M9 - - - V _{CCO} Bark 5 Pins L8 M8 - - - - L8 M8 - - - - - J5 M6 - - - - - J5 J6 - - - - - M5 H6 - - - - - H5 H6 - - - - - H5 H6 - - - - - H5 H6 - - - - - M1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7	J11	J12	-	-	-	-				
L9 M9 -			V _{CCO} Ba	nk 4 Pins						
V _{CCO} Bark 5 Pins L8 M8 - - - V_{CCO} Bark 6 Pins V V O - - J5 J6 - - - - - J5 J6 - - Pins - - H5 H6 - - - - - H5 H6 - </td <td>L9</td> <td>M9</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td>	L9	M9	-	-	-	-				
L8 M8 - 1 <th1< th=""> 1 1 <th1< th=""></th1<></th1<>		V _{CCO} Bank 5 Pins								
V _{CCO} Bark 6 Pins J5 J6 - - - V _{CCO} Bark 7 Pins H5 H6 - - - - H5 H6 - - - - - H5 H6 - - - - - - K1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	L8	M8	-	-	-	-				
J5 J6 - - - - V _{CCO} Bark 7 Pins H5 H6 - - - - H5 H6 - - - - - H5 H6 - - - - - - K1 A16 B2 B15 F6 F7 F1 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -			V _{CCO} Ba	nk 6 Pins						
V _{CCO} Bark 7 Pins H5 H6 - - - GND Pins A1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	J5	J6	-	-	-	-				
H5 H6 - - - - GND Pins A1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -			V _{CCO} Ba	nk 7 Pins						
GND Pins A1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	H5	H6	-	-	-	-				
A1 A16 B2 B15 F6 F7 F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -			GND	Pins						
F10 F11 G6 G7 G8 G9 G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	A1	A16	B2	B15	F6	F7				
G10 G11 H7 H8 H9 H10 J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	F10	F11	G6	G7	G8	G9				
J7 J8 J9 J10 K6 K7 K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	G10	G11	H7	H8	H9	H10				
K8 K9 K10 K11 L6 L7 L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	J7	J8	J9	J10	K6	K7				
L10 L11 R2 R15 T1 T16 Not Connected Pins P4 R4 - - - -	K8	K9	K10	K11	L6	L7				
Not Connected Pins P4 R4 - - - -	L10	L11	R2	R15	T1	T16				
P4 R4			Not Conne	ected Pins						
	P4	R4	-	-	-	-				

11/02/00

XC2S100 Device Pinouts

XC2S100 Pad Name						Bndry
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
GND	-	P143	P1	GND*	GND*	-
TMS	-	P142	P2	D3	D3	-
I/O	7	P141	P3	C2	B1	185
I/O	7	-	-	A2	F5	191
I/O	7	P140	P4	B1	D2	194
I/O	7	-	-	-	E3	197
I/O	7	-	-	E3	G5	200
I/O	7	-	P5	D2	F3	203
GND	-	-	-	GND*	GND*	-
V _{CCO}	7	-	-	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-
I/O, V _{REF}	7	P139	P6	C1	E2	206

XC2S100 Device Pinouts (Continued)

XC2S100 Pad Name						Pndny
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
I/O	7	-	P7	F3	E1	209
I/O	7	-	-	E2	H5	215
I/O	7	P138	P8	E4	F2	218
I/O	7	-	-	-	F1	221
I/O, V _{REF}	7	P137	P9	D1	H4	224
I/O	7	P136	P10	E1	G1	227
GND	-	P135	P11	GND*	GND*	-
V _{CCO}	7	-	P12	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-
V _{CCINT}	-	-	P13	V _{CCINT} *	V_{CCINT}^{*}	-
I/O	7	P134	P14	F2	H3	230
I/O	7	P133	P15	G3	H2	233
I/O	7	-	-	F1	J5	236
I/O	7	-	P16	F4	J2	239
I/O	7	-	P17	F5	K5	245
I/O	7	-	P18	G2	K1	248
GND	-	-	P19	GND*	GND*	-
I/O, V _{REF}	7	P132	P20	H3	K3	251
I/O	7	P131	P21	G4	K4	254
I/O	7	-	-	H2	L6	257
I/O	7	P130	P22	G5	L1	260
I/O	7	-	P23	H4	L4	266
I/O, IRDY ⁽¹⁾	7	P129	P24	G1	L3	269
GND	-	P128	P25	GND*	GND*	-
V _{CCO}	7	P127	P26	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-
V _{CCO}	6	P127	P26	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
I/O, TRDY ⁽¹⁾	6	P126	P27	J2	M1	272
V _{CCINT}	-	P125	P28	V_{CCINT}^{*}	V_{CCINT}^{*}	-
I/O	6	P124	P29	H1	M3	281
I/O	6	-	-	J4	M4	284
I/O	6	P123	P30	J1	M5	287
I/O, V _{REF}	6	P122	P31	J3	N2	290
GND	-	-	P32	GND*	GND*	-
I/O	6	-	P33	K5	N3	293
I/O	6	-	P34	K2	N4	296
I/O	6	-	P35	K1	P2	302
I/O	6	-	-	K3	P4	305
I/O	6	P121	P36	L1	P3	308
I/O	6	P120	P37	L2	R2	311

XC2S100 Device Pinouts (Continued)

XC2S100 Name	Pad					Bndry
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
I/O	2	-	-	F12	G20	695
I/O	2	-	P149	E15	F19	701
I/O, V _{REF}	2	P41	P150	F13	F21	704
V _{CCO}	2	-	-	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
GND	-	-	-	GND*	GND*	-
I/O	2	-	P151	E14	F20	707
I/O	2	-	-	C16	F18	710
I/O	2	-	-	-	E21	713
I/O	2	P40	P152	E13	D22	716
I/O	2	-	-	B16	E20	719
I/O (DIN, D0)	2	P39	P153	D14	D20	725
I/O (DOUT, BUSY)	2	P38	P154	C15	C21	728
CCLK	2	P37	P155	D15	B22	731
V _{CCO}	2	P36	P156	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
V _{CCO}	1	P35	P156	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
TDO	2	P34	P157	B14	A21	-
GND	-	P33	P158	GND*	GND*	-
TDI	-	P32	P159	A15	B20	-
I/O (CS)	1	P31	P160	B13	C19	0
I/O (WRITE)	1	P30	P161	C13	A20	3
I/O	1	-	-	C12	D17	9
I/O	1	P29	P162	A14	A19	12
I/O	1	-	-	-	B18	15
I/O	1	-	-	D12	C17	18
I/O	1	-	P163	B12	D16	21
GND	-	-	-	GND*	GND*	-
V _{CCO}	1	-	-	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
I/O, V _{REF}	1	P28	P164	C11	A18	24
I/O	1	-	P165	A13	B17	27
I/O	1	-	-	D11	D15	33
I/O	1	-	P166	A12	C16	36
I/O	1	-	-	-	D14	39
I/O, V _{REF}	1	P27	P167	E11	E14	42
I/O	1	P26	P168	B11	A16	45
GND	-	P25	P169	GND*	GND*	-

XC2S100 Device Pinouts (Continued)

XC2S100 Pad Name						Bndrv
Function	Bank	TQ144	PQ208	FG256	FG456	Scan
V _{CCO}	1	-	P170	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
V _{CCINT}	-	P24	P171	V_{CCINT}^{*}	V _{CCINT} *	-
I/O	1	P23	P172	A11	C15	48
I/O	1	P22	P173	C10	B15	51
I/O	1	-	-	-	F12	54
I/O	1	-	P174	B10	C14	57
I/O	1	-	P175	D10	D13	63
I/O	1	-	P176	A10	C13	66
GND	-	-	P177	GND*	GND*	-
I/O, V _{REF}	1	P21	P178	B9	B13	69
I/O	1	-	P179	E10	E12	72
I/O	1	-	-	A9	B12	75
I/O	1	P20	P180	D9	D12	78
I/O	1	P19	P181	A8	D11	84
I, GCK2	1	P18	P182	C9	A11	90
GND	-	P17	P183	GND*	GND*	-
V _{CCO}	1	P16	P184	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
V _{CCO}	0	P16	P184	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
I, GCK3	0	P15	P185	B8	C11	91
V _{CCINT}	-	P14	P186	V _{CCINT} *	V_{CCINT}^{*}	-
I/O	0	P13	P187	A7	A10	101
I/O	0	-	-	D8	B10	104

XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I/O	6	P46	P1	T4	404
I/O	6	-	L5	W1	407
I/O	6	-	-	V2	410
I/O	6	-	-	U4	413
I/O	6	P47	N2	Y1	416
GND	-	-	GND*	GND*	-
I/O	6	-	M4	W2	419
I/O	6	-	-	V3	422
I/O	6	-	-	V4	425
I/O	6	P48	R1	Y2	428
I/O	6	P49	M3	W3	431
M1	-	P50	P2	U5	434
GND	-	P51	GND*	GND*	-
MO	-	P52	N3	AB2	435
V _{CCO}	6	P53	V _{CCO} Bank 6*	V _{CCO} Bank 6*	-
V _{CCO}	5	P53	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
M2	-	P54	R3	Y4	436
I/O	5	-	-	W5	443
I/O	5	-	-	AB3	446
I/O	5	-	N5	V7	449
GND	-	-	GND*	GND*	-
I/O	5	P57	T2	Y6	452
I/O	5	-	-	AA4	455
I/O	5	-	-	AB4	458
I/O	5	-	P5	W6	461
I/O	5	P58	Т3	Y7	464
GND	-	-	GND*	GND*	-
V _{CCO}	5	-	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
I/O, V _{REF}	5	P59	T4	AA5	467
I/O	5	P60	M6	AB5	470
I/O	5	-	-	V8	473
I/O	5	-	-	AA6	476
I/O	5	-	T5	AB6	479
I/O	5	P61	N6	AA7	482
I/O	5	-	-	W7	485
I/O, V _{REF}	5	P62	R5	W8	488
I/O	5	P63	P6	Y8	491
GND	-	P64	GND*	GND*	-

XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
V _{CCO}	5	P65	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
V _{CCINT}	-	P66	V _{CCINT} *	V _{CCINT} *	-
I/O	5	P67	R6	AA8	494
I/O	5	P68	M7	V9	497
I/O	5	-	-	W9	503
I/O	5	-	-	AB9	506
I/O	5	P69	N7	Y9	509
I/O	5	-	-	V10	512
I/O	5	P70	T6	W10	518
I/O	5	P71	P7	AB10	521
GND	-	P72	GND*	GND*	-
V _{CCO}	5	-	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
I/O, V _{REF}	5	P73	P8	Y10	524
I/O	5	P74	R7	V11	527
I/O	5	-	T7	W11	530
I/O	5	P75	T8	AB11	533
I/O	5	-	-	U11	536
V _{CCINT}	-	P76	V _{CCINT} *	V _{CCINT} *	-
I, GCK1	5	P77	R8	Y11	545
V _{CCO}	5	P78	V _{CCO} Bank 5*	V _{CCO} Bank 5*	-
V _{CCO}	4	P78	V _{CCO} Bank 4*	V _{CCO} Bank 4*	-
GND	-	P79	GND*	GND*	-
I, GCK0	4	P80	N8	W12	546
I/O	4	P81	N9	U12	550
I/O	4	-	-	V12	553
I/O	4	P82	R9	Y12	556
I/O	4	-	N10	AA12	559
I/O	4	P83	Т9	AB13	562
I/O, V _{REF}	4	P84	P9	AA13	565
V _{CCO}	4	-	V _{CCO} Bank 4*	V _{CCO} Bank 4*	-
GND	-	P85	GND*	GND*	-
I/O	4	P86	M10	Y13	568
I/O	4	P87	R10	V13	571
I/O	4	-	-	W14	577
I/O	4	P88	P10	AA14	580
I/O	4	-	-	V14	583
I/O	4	-	-	Y14	586
I/O	4	P89	T10	AB15	592

XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I/O, IRDY ⁽¹⁾	2	P132	H16	L20	767
I/O	2	P133	H14	L17	770
I/O	2	-	-	L18	773
I/O	2	P134	H15	L21	776
I/O	2	-	J13	L22	779
I/O (D3)	2	P135	G16	K20	782
I/O, V _{REF}	2	P136	H13	K21	785
V _{CCO}	2	-	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
GND	-	P137	GND*	GND*	-
I/O	2	P138	G14	K22	788
I/O	2	P139	G15	J21	791
I/O	2	-	-	J20	797
I/O	2	P140	G12	J18	800
I/O	2	-	F16	J22	803
I/O	2	-	-	J19	806
I/O	2	P141	G13	H19	812
I/O (D2)	2	P142	F15	H20	815
V _{CCINT}	-	P143	V _{CCINT} *	V _{CCINT} *	-
V _{CCO}	2	P144	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
GND	-	P145	GND*	GND*	-
I/O (D1)	2	P146	E16	H22	818
I/O, V _{REF}	2	P147	F14	H18	821
I/O	2	-	-	G21	824
I/O	2	P148	D16	G18	827
I/O	2	-	F12	G20	830
I/O	2	-	-	G19	833
I/O	2	-	-	F22	836
I/O	2	P149	E15	F19	839
I/O, V _{REF}	2	P150	F13	F21	842
V _{CCO}	2	-	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
GND	-	-	GND*	GND*	-
I/O	2	P151	E14	F20	845
I/O	2	-	C16	F18	848
I/O	2	-	-	E22	851
I/O	2	-	-	E21	854
I/O	2	P152	E13	D22	857
GND	-	-	GND*	GND*	-
I/O	2	-	B16	E20	860
I/O	2	-	-	D21	863

XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I/O	2	-	-	C22	866
I/O (DIN, D0)	2	P153	D14	D20	869
I/O (DOUT, BUSY)	2	P154	C15	C21	872
CCLK	2	P155	D15	B22	875
V _{CCO}	2	P156	V _{CCO} Bank 2*	V _{CCO} Bank 2*	-
V _{CCO}	1	P156	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
TDO	2	P157	B14	A21	-
GND	-	P158	GND*	GND*	-
TDI	-	P159	A15	B20	-
I/O (<u>CS</u>)	1	P160	B13	C19	0
I/O (WRITE)	1	P161	C13	A20	3
I/O	1	-	-	B19	6
I/O	1	-	-	C18	9
I/O	1	-	C12	D17	12
GND	-	-	GND*	GND*	-
I/O	1	P162	A14	A19	15
I/O	1	-	-	B18	18
I/O	1	-	-	E16	21
I/O	1	-	D12	C17	24
I/O	1	P163	B12	D16	27
GND	-	-	GND*	GND*	-
V _{CCO}	1	-	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
I/O, V _{REF}	1	P164	C11	A18	30
I/O	1	P165	A13	B17	33
I/O	1	-	-	E15	36
I/O	1	-	-	A17	39
I/O	1	-	D11	D15	42
I/O	1	P166	A12	C16	45
I/O	1	-	-	D14	48
I/O, V _{REF}	1	P167	E11	E14	51
I/O	1	P168	B11	A16	54
GND	-	P169	GND*	GND*	-
V _{CCO}	1	P170	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
V _{CCINT}	-	P171	V _{CCINT} *	V_{CCINT}^{*}	-
I/O	1	P172	A11	C15	57
I/O	1	P173	C10	B15	60
I/O	1	-	-	A15	66
I/O	1	-	-	F12	69

XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
I/O	1	P174	B10	C14	72
I/O	1	-	-	B14	75
I/O	1	P175	D10	D13	81
I/O	1	P176	A10	C13	84
GND	-	P177	GND*	GND*	-
V _{CCO}	1	-	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
I/O, V _{REF}	1	P178	B9	B13	87
I/O	1	P179	E10	E12	90
I/O	1	-	A9	B12	93
I/O	1	P180	D9	D12	96
I/O	1	-	-	C12	99
I/O	1	P181	A8	D11	102
I, GCK2	1	P182	C9	A11	108
GND	-	P183	GND*	GND*	-
V _{CCO}	1	P184	V _{CCO} Bank 1*	V _{CCO} Bank 1*	-
V _{CCO}	0	P184	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
I, GCK3	0	P185	B8	C11	109
V _{CCINT}	-	P186	V _{CCINT} *	V _{CCINT} *	-
I/O	0	-	-	E11	116
I/O	0	P187	A7	A10	119
I/O	0	-	D8	B10	122
I/O	0	P188	A6	C10	125
I/O, V _{REF}	0	P189	B7	A9	128
V _{CCO}	0	-	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
GND	-	P190	GND*	GND*	-
I/O	0	P191	C8	B9	131
I/O	0	P192	D7	E10	134
I/O	0	-	-	D10	140
I/O	0	P193	E7	A8	143
I/O	0	-	-	D9	146
I/O	0	-	-	B8	149
I/O	0	P194	C7	E9	155
I/O	0	P195	B6	A7	158

XC2S150 Device Pinouts (Continued)

XC2S150 Pad Name					Bndry
Function	Bank	PQ208	FG256	FG456	Scan
V _{CCINT}	-	P196	V _{CCINT} *	V _{CCINT} *	-
V _{CCO}	0	P197	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
GND	-	P198	GND*	GND*	-
I/O	0	P199	A5	B7	161
I/O, V _{REF}	0	P200	C6	E8	164
I/O	0	-	-	D8	167
I/O	0	P201	B5	C7	170
I/O	0	-	D6	D7	173
I/O	0	-	-	B6	176
I/O	0	-	-	A5	179
I/O	0	P202	A4	D6	182
I/O, V _{REF}	0	P203	B4	C6	185
V _{CCO}	0	-	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
GND	-	-	GND*	GND*	-
I/O	0	P204	E6	B5	188
I/O	0	-	D5	E7	191
I/O	0	-	-	A4	194
I/O	0	-	-	E6	197
I/O	0	P205	A3	B4	200
GND	-	-	GND*	GND*	-
I/O	0	-	C5	A3	203
I/O	0	-	-	B3	206
I/O	0	-	-	D5	209
I/O	0	P206	B3	C5	212
ТСК	-	P207	C4	C4	-
V _{CCO}	0	P208	V _{CCO} Bank 0*	V _{CCO} Bank 0*	-
V _{CCO}	7	P208	V _{CCO} Bank 7*	V _{CCO} Bank 7*	-

04/18/01 Notes:

- 1. IRDY and TRDY can only be accessed when using Xilinx PCI cores.
- Pads labelled GND*, V_{CCINT}*, V_{CCO} Bank 0*, V_{CCO} Bank 1*, V_{CCO} Bank 2*, V_{CCO} Bank 3*, V_{CCO} Bank 4*, V_{CCO} Bank 5*, V_{CCO} Bank 6*, V_{CCO} Bank 7* are internally bonded to independent ground or power planes within the package.
- 3. See "VCCO Banks" for details on V_{CCO} banking.