



Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 1176  |
| Number of Logic Elements/Cells | 5292  |
| Total RAM Bits                 | 57344   |
| Number of I/O                  | 140   |
| Number of Gates                | 200000  |
| Voltage - Supply               | 2.375V ~ 2.625V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 208-BFQFP   |
| Supplier Device Package        | 208-PQFP (28x28)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc2s200-5pqg208c">https://www.e-xfl.com/product-detail/xilinx/xc2s200-5pqg208c</a> |

## Spartan-II Product Availability

Table 2 shows the maximum user I/Os available on the device and the number of user I/Os available for each device/package combination. The four global clock pins are usable as additional user I/Os when not used as a global clock pin. These pins are not included in user I/O counts.

Table 2: Spartan-II FPGA User I/O Chart<sup>(1)</sup>

| Device  | Maximum User I/O | Available User I/O According to Package Type |                 |                 |                 |                 |                 |
|---------|------------------|--|-----------------|-----------------|-----------------|-----------------|-----------------|
|         |                  | VQ100<br>VQG100                              | TQ144<br>TQG144 | CS144<br>CSG144 | PQ208<br>PQG208 | FG256<br>FGG256 | FG456<br>FGG456 |
| XC2S15  | 86               | 60   | 86              | (Note 2)        | -               | -               | -               |
| XC2S30  | 92               | 60   | 92              | 92              | (Note 2)        | -               | -               |
| XC2S50  | 176              | -  | 92              | -               | 140             | 176             | -               |
| XC2S100 | 176              | -  | 92              | -               | 140             | 176             | (Note 2)        |
| XC2S150 | 260              | -  | -               | -               | 140             | 176             | 260             |
| XC2S200 | 284              | -  | -               | -               | 140             | 176             | 284             |

**Notes:**

1. All user I/O counts do not include the four global clock/user input pins.
2. Discontinued by [PDN2004-01](#).

## Architectural Description

### Spartan-II FPGA Array

The Spartan®-II field-programmable gate array, shown in [Figure 2](#), is composed of five major configurable elements:

- IOBs provide the interface between the package pins and the internal logic
- CLBs provide the functional elements for constructing most logic
- Dedicated block RAM memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- Versatile multi-level interconnect structure

As can be seen in [Figure 2](#), the CLBs form the central logic structure with easy access to all support and routing structures. The IOBs are located around all the logic and

memory elements for easy and quick routing of signals on and off the chip.

Values stored in static memory cells control all the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

Each of these elements will be discussed in detail in the following sections.

### Input/Output Block

The Spartan-II FPGA IOB, as seen in [Figure 2](#), features inputs and outputs that support a wide variety of I/O signaling standards. These high-speed inputs and outputs are capable of supporting various state of the art memory and bus interfaces. [Table 3](#) lists several of the standards which are supported along with the required reference, output and termination voltages needed to meet the standard.




Figure 2: Spartan-II FPGA Input/Output Block (IOB)

DS001\_02\_090600

Boundary-scan operation is independent of individual IOB configurations, and unaffected by package type. All IOBs, including unbonded ones, are treated as independent 3-state bidirectional pins in a single scan chain. Retention of the bidirectional test capability after configuration facilitates the testing of external interconnections.

Table 7 lists the boundary-scan instructions supported in Spartan-II FPGAs. Internal signals can be captured during EXTEST by connecting them to unbonded or unused IOBs. They may also be connected to the unused outputs of IOBs defined as unidirectional input pins.


**Table 7: Boundary-Scan Instructions**

| <b>Boundary-Scan Command</b> | <b>Binary Code[4:0]</b> | <b>Description</b>                                      |
|------------------------------|-------------------------|---|
| EXTEST                       | 00000                   | Enables boundary-scan EXTEST operation                  |
| SAMPLE                       | 00001                   | Enables boundary-scan SAMPLE operation                  |
| USR1                         | 00010                   | Access user-defined register 1                          |
| USR2                         | 00011                   | Access user-defined register 2                          |
| CFG_OUT                      | 00100                   | Access the configuration bus for Readback               |
| CFG_IN                       | 00101                   | Access the configuration bus for Configuration          |
| INTEST                       | 00111                   | Enables boundary-scan INTEST operation                  |
| USRCODE                      | 01000                   | Enables shifting out USER code                          |
| IDCODE                       | 01001                   | Enables shifting out of ID Code                         |
| HIZ                          | 01010                   | Disables output pins while enabling the Bypass Register |
| JSTART                       | 01100                   | Clock the start-up sequence when StartupClk is TCK      |
| BYPASS                       | 11111                   | Enables BYPASS  |
| RESERVED                     | All other codes         | Xilinx® reserved instructions                           |

The public boundary-scan instructions are available prior to configuration. After configuration, the public instructions remain available together with any USRCODE instructions installed during the configuration. While the SAMPLE and BYPASS instructions are available during configuration, it is recommended that boundary-scan operations not be performed during this transitional period.

In addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.

To facilitate internal scan chains, the User Register provides three outputs (Reset, Update, and Shift) that represent the corresponding states in the boundary-scan internal state machine.



DS001\_10\_032300

Figure 10: Boundary Scan Bit Sequence

## Development System

Spartan-II FPGAs are supported by the Xilinx ISE® development tools. The basic methodology for Spartan-II FPGA design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation, while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under a single graphical interface, providing designers with a common user interface regardless of their choice of entry and verification tools. The software simplifies the selection of implementation options with pull-down menus and on-line help.

For HDL design entry, the Xilinx FPGA development system provides interfaces to several synthesis design environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Spartan-II FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The design environment supports hierarchical design entry. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical design, thus allowing the most convenient entry method to be used for each portion of the design.

## Design Implementation

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF netlist for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floorplanning.

The implementation software incorporates timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

## Design Verification

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the netlist for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the static timing analyzer.

For in-circuit debugging, the development system includes a download cable, which connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can read back the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.


**Slave Serial Mode**

In Slave Serial mode, the FPGA's CCLK pin is driven by an external source, allowing FPGAs to be configured from other logic devices such as microprocessors or in a daisy-chain configuration. Figure 15 shows connections for a Master Serial FPGA configuring a Slave Serial FPGA from a PROM. A Spartan-II device in slave serial mode should be connected as shown for the third device from the left. Slave Serial mode is selected by a <11x> on the mode pins (M0, M1, M2).

Figure 16 shows the timing for Slave Serial configuration. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK.

Multiple FPGAs in Slave Serial mode can be daisy-chained for configuration from a single source. The maximum amount of data that can be sent to the DOUT pin for a serial daisy chain is  $2^{20}-1$  (1,048,575) 32-bit words, or 33,554,400 bits, which is approximately 25 XC2S200 bitstreams. The configuration bitstream of downstream devices is limited to this size.

After an FPGA is configured, data for the next device is routed to the DOUT pin. Data on the DOUT pin changes on the rising edge of CCLK. Configuration must be delayed until  $\overline{INIT}$  pins of all daisy-chained FPGAs are High. For more information, see "Start-up," page 19.



DS001\_15\_060608

**Notes:**

1. If the DriveDone configuration option is not active for any of the FPGAs, pull up DONE with a 330Ω resistor.


Figure 15: Master/Slave Serial Configuration Circuit Diagram

### Master Serial Mode

In Master Serial mode, the CCLK output of the FPGA drives a Xilinx PROM which feeds a serial stream of configuration data to the FPGA's DIN input. Figure 15 shows a Master Serial FPGA configuring a Slave Serial FPGA from a PROM. A Spartan-II device in Master Serial mode should be connected as shown for the device on the left side. Master Serial mode is selected by a <00x> on the mode pins (M0, M1, M2). The PROM RESET pin is driven by  $\overline{INIT}$ , and CE input is driven by DONE. The interface is identical to the slave serial mode except that an oscillator internal to the FPGA is used to generate the configuration clock (CCLK). Any of a number of different frequencies ranging from 4 to 60 MHz can be set using the ConfigRate option in the Xilinx software. On power-up, while the first 60 bytes of

the configuration data are being loaded, the CCLK frequency is always 2.5 MHz. This frequency is used until the ConfigRate bits, part of the configuration file, have been loaded into the FPGA, at which point, the frequency changes to the selected ConfigRate. Unless a different frequency is specified in the design, the default ConfigRate is 4 MHz. The frequency of the CCLK signal created by the internal oscillator has a variance of +45%, -30% from the specified value.

Figure 17 shows the timing for Master Serial configuration. The FPGA accepts one bit of configuration data on each rising CCLK edge. After the FPGA has been loaded, the data for the next device in a daisy-chain is presented on the DOUT pin after the rising CCLK edge.



DS001\_17\_110101

| Symbol            |      | Description                                 |            | Units   |
|-------------------|------|---|------------|---------|
| T <sub>DSCK</sub> | CCLK | DIN setup                                   | 5.0        | ns, min |
| T <sub>CKDS</sub> |      | DIN hold                                    | 0.0        | ns, min |
|                   |      | Frequency tolerance with respect to nominal | +45%, -30% | -       |

Figure 17: Master Serial Mode Timing

### Slave Parallel Mode

The Slave Parallel mode is the fastest configuration option. Byte-wide data is written into the FPGA. A BUSY flag is provided for controlling the flow of data at a clock frequency F<sub>CCNH</sub> above 50 MHz.

Figure 18, page 24 shows the connections for two Spartan-II devices using the Slave Parallel mode. Slave Parallel mode is selected by a <011> on the mode pins (M0, M1, M2).

If a configuration file of the format .bit, .rbit, or non-swapped HEX is used for parallel programming, then the most significant bit (i.e. the left-most bit of each configuration byte, as displayed in a text editor) must be routed to the D0 input on the FPGA.

The agent controlling configuration is not shown. Typically, a processor, a microcontroller, or CPLD controls the Slave Parallel interface. The controlling agent provides byte-wide configuration data, CCLK, a Chip Select ( $\overline{CS}$ ) signal and a Write signal ( $\overline{WRITE}$ ). If BUSY is asserted (High) by the FPGA, the data must be held until BUSY goes Low.

After configuration, the pins of the Slave Parallel port (D0-D7) can be used as additional user I/O. Alternatively, the port may be retained to permit high-speed 8-bit readback. Then data can be read by de-asserting  $\overline{WRITE}$ . See "Readback," page 25.

property. This property could have one of the following seven values.

- DRIVE=2
- DRIVE=4
- DRIVE=6
- DRIVE=8
- DRIVE=12 (Default)
- DRIVE=16
- DRIVE=24

## Design Considerations

### Reference Voltage ( $V_{REF}$ ) Pins

Low-voltage I/O standards with a differential amplifier input buffer require an input reference voltage ( $V_{REF}$ ). Provide the  $V_{REF}$  as an external signal to the device.

The voltage reference signal is "banked" within the device on a half-edge basis such that for all packages there are eight independent  $V_{REF}$  banks internally. See [Figure 36, page 39](#) for a representation of the I/O banks. Within each bank approximately one of every six I/O pins is automatically configured as a  $V_{REF}$  input.

Within each  $V_{REF}$  bank, any input buffers that require a  $V_{REF}$  signal must be of the same type. Output buffers of any type and input buffers can be placed without requiring a reference voltage within the same  $V_{REF}$  bank.

### Output Drive Source Voltage ( $V_{CCO}$ ) Pins

Many of the low voltage I/O standards supported by Versatile I/Os require a different output drive source voltage ( $V_{CCO}$ ). As a result each device can often have to support multiple output drive source voltages.

The  $V_{CCO}$  supplies are internally tied together for some packages. The VQ100 and the PQ208 provide one combined  $V_{CCO}$  supply. The TQ144 and the CS144 packages provide four independent  $V_{CCO}$  supplies. The FG256 and the FG456 provide eight independent  $V_{CCO}$  supplies.

Output buffers within a given  $V_{CCO}$  bank must share the same output drive source voltage. Input buffers for LVTTTL, LVCMOS2, PCI33\_3, and PCI 66\_3 use the  $V_{CCO}$  voltage for Input  $V_{CCO}$  voltage.

### Transmission Line Effects

The delay of an electrical signal along a wire is dominated by the rise and fall times when the signal travels a short distance. Transmission line delays vary with inductance and capacitance, but a well-designed board can experience delays of approximately 180 ps per inch.

Transmission line effects, or reflections, typically start at 1.5" for fast (1.5 ns) rise and fall times. Poor (or non-existent) termination or changes in the transmission line impedance cause these reflections and can cause additional delay in longer traces. As system speeds continue to increase, the effect of I/O delays can become a limiting factor and therefore transmission line termination becomes increasingly more important.

### Termination Techniques

A variety of termination techniques reduce the impact of transmission line effects.


The following lists output termination techniques:

- None
- Series
- Parallel (Shunt)
- Series and Parallel (Series-Shunt)

Input termination techniques include the following:

- None
- Parallel (Shunt)

These termination techniques can be applied in any combination. A generic example of each combination of termination methods appears in [Figure 41](#).



DS001\_41\_032300

Figure 41: Overview of Standard Input and Output Termination Methods

### Simultaneous Switching Guidelines

Ground bounce can occur with high-speed digital ICs when multiple outputs change states simultaneously, causing undesired transient behavior on an output, or in the internal logic. This problem is also referred to as the Simultaneous Switching Output (SSO) problem.

Ground bounce is primarily due to current changes in the combined inductance of ground pins, bond wires, and

## LVTTL

LVTTL requires no termination. DC voltage specifications appears in [Table 32](#) for the LVTTL standard. See "[DC Specifications](#)" in Module 3 for the actual FPGA characteristics.

Table 32: LVTTL Voltage Specifications

| Parameter                 | Min  | Typ | Max |
|---------------------------|------|-----|-----|
| $V_{CCO}$                 | 3.0  | 3.3 | 3.6 |
| $V_{REF}$                 | -    | -   | -   |
| $V_{TT}$                  | -    | -   | -   |
| $V_{IH}$                  | 2.0  | -   | 5.5 |
| $V_{IL}$                  | -0.5 | -   | 0.8 |
| $V_{OH}$                  | 2.4  | -   | -   |
| $V_{OL}$                  | -    | -   | 0.4 |
| $I_{OH}$ at $V_{OH}$ (mA) | -24  | -   | -   |
| $I_{OL}$ at $V_{OL}$ (mA) | 24   | -   | -   |

### Notes:

- $V_{OL}$  and  $V_{OH}$  for lower drive currents sample tested.

## LVC MOS2

LVC MOS2 requires no termination. DC voltage specifications appear in [Table 33](#) for the LVC MOS2 standard. See "[DC Specifications](#)" in Module 3 for the actual FPGA characteristics.

Table 33: LVC MOS2 Voltage Specifications

| Parameter                 | Min  | Typ | Max |
|---------------------------|------|-----|-----|
| $V_{CCO}$                 | 2.3  | 2.5 | 2.7 |
| $V_{REF}$                 | -    | -   | -   |
| $V_{TT}$                  | -    | -   | -   |
| $V_{IH}$                  | 1.7  | -   | 5.5 |
| $V_{IL}$                  | -0.5 | -   | 0.7 |
| $V_{OH}$                  | 1.9  | -   | -   |
| $V_{OL}$                  | -    | -   | 0.4 |
| $I_{OH}$ at $V_{OH}$ (mA) | -12  | -   | -   |
| $I_{OL}$ at $V_{OL}$ (mA) | 12   | -   | -   |

## AGP-2X

The specification for the AGP-2X standard does not document a recommended termination technique. DC voltage specifications appear in [Table 34](#) for the AGP-2X standard. See "[DC Specifications](#)" in Module 3 for the actual FPGA characteristics.

Table 34: AGP-2X Voltage Specifications

| Parameter                          | Min    | Typ  | Max  |
|------------------------------------|--------|------|------|
| $V_{CCO}$                          | 3.0    | 3.3  | 3.6  |
| $V_{REF} = N \times V_{CCO}^{(1)}$ | 1.17   | 1.32 | 1.48 |
| $V_{TT}$                           | -      | -    | -    |
| $V_{IH} \geq V_{REF} + 0.2$        | 1.37   | 1.52 | -    |
| $V_{IL} \leq V_{REF} - 0.2$        | -      | 1.12 | 1.28 |
| $V_{OH} \geq 0.9 \times V_{CCO}$   | 2.7    | 3.0  | -    |
| $V_{OL} \leq 0.1 \times V_{CCO}$   | -      | 0.33 | 0.36 |
| $I_{OH}$ at $V_{OH}$ (mA)          | Note 2 | -    | -    |
| $I_{OL}$ at $V_{OL}$ (mA)          | Note 2 | -    | -    |

### Notes:

- N must be greater than or equal to 0.39 and less than or equal to 0.41.
- Tested according to the relevant specification.

For design examples and more information on using the I/O, see [XAPP179](#), *Using SelectIO Interfaces in Spartan-II and Spartan-IIe FPGAs*.

## Revision History

| Date     | Version | Description  |
|----------|---------|--|
| 09/18/00 | 2.0     | Sectioned the Spartan-II Family data sheet into four modules. Corrected banking description.   |
| 03/05/01 | 2.1     | Clarified guidelines for applying power to $V_{CCINT}$ and $V_{CCO}$   |
| 09/03/03 | 2.2     | The following changes were made: <ul style="list-style-type: none"> <li>• "Serial Modes," page 20 cautions about toggling <math>\overline{WRITE}</math> during serial configuration.</li> <li>• Maximum <math>V_{IH}</math> values in Table 32 and Table 33 changed to 5.5V.</li> <li>• In "Boundary Scan," page 13, removed sentence about lack of INTEST support.</li> <li>• In Table 9, page 17, added note about the state of I/Os after power-on.</li> <li>• In "Slave Parallel Mode," page 23, explained configuration bit alignment to SelectMap port.</li> </ul> |
| 06/13/08 | 2.8     | Added note that TDI, TMS, and TCK have a default pull-up resistor. Added note on maximum daisy chain limit. Updated Figure 15 and Figure 18 since Mode pins can be pulled up to either 2.5V or 3.3V. Updated DLL section. Recommended using property or attribute instead of primitive to define I/O properties. Updated description and links. Updated all modules for continuous page, figure, and table numbering. Synchronized all modules to v2.8.  |

## Power-On Requirements

Spartan-II FPGAs require that a minimum supply current  $I_{CCPO}$  be provided to the  $V_{CCINT}$  lines for a successful power-on. If more current is available, the FPGA can consume more than  $I_{CCPO}$  minimum, though this cannot adversely affect reliability.

A maximum limit for  $I_{CCPO}$  is not specified. Therefore the use of foldback/crowbar supplies and fuses deserves special attention. In these cases, limit the  $I_{CCPO}$  current to a level below the trip point for over-current protection in order to avoid inadvertently shutting down the supply.

| Symbol                      | Description   | Conditions  |                                | New Requirements <sup>(1)</sup><br>For Devices with<br>Date Code 0321<br>or Later |     | Old Requirements <sup>(1)</sup><br>For Devices with<br>Date Code<br>before 0321 |     | Units |
|-----------------------------|---|---|--------------------------------|---|-----|---|-----|-------|
|                             |   | Junction<br>Temperature <sup>(2)</sup>                  | Device<br>Temperature<br>Grade | Min   | Max | Min   | Max |       |
|                             |   |   |                                |   |     |   |     |       |
| $I_{CCPO}$ <sup>(3)</sup>   | Total $V_{CCINT}$ supply current required during power-on | $-40^{\circ}\text{C} \leq T_J < -20^{\circ}\text{C}$    | Industrial                     | 1.50  | -   | 2.00  | -   | A     |
|                             |   | $-20^{\circ}\text{C} \leq T_J < 0^{\circ}\text{C}$      | Industrial                     | 1.00  | -   | 2.00  | -   | A     |
|                             |   | $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$    | Commercial                     | 0.25  | -   | 0.50  | -   | A     |
|                             |   | $85^{\circ}\text{C} < T_J \leq 100^{\circ}\text{C}$     | Industrial                     | 0.50  | -   | 0.50  | -   | A     |
| $T_{CCPO}$ <sup>(4,5)</sup> | $V_{CCINT}$ ramp time                                     | $-40^{\circ}\text{C} \leq T_J \leq 100^{\circ}\text{C}$ | All                            | -   | 50  | -   | 50  | ms    |

**Notes:**

- The date code is printed on the top of the device's package. See the "Device Part Marking" section in Module 1.
- The expected  $T_J$  range for the design determines the  $I_{CCPO}$  minimum requirement. Use the applicable ranges in the junction temperature column to find the associated current values in the appropriate new or old requirements column according to the date code. Then choose the highest of these current values to serve as the minimum  $I_{CCPO}$  requirement that must be met. For example, if the junction temperature for a given design is  $-25^{\circ}\text{C} \leq T_J \leq 75^{\circ}\text{C}$ , then the new minimum  $I_{CCPO}$  requirement is 1.5A. If  $5^{\circ}\text{C} \leq T_J \leq 90^{\circ}\text{C}$ , then the new minimum  $I_{CCPO}$  requirement is 0.5A.
- The  $I_{CCPO}$  requirement applies for a brief time (commonly only a few milliseconds) when  $V_{CCINT}$  ramps from 0 to 2.5V.
- The ramp time is measured from GND to  $V_{CCINT}$  max on a fully loaded board.
- During power-on, the  $V_{CCINT}$  ramp must increase steadily in voltage with no dips.
- For more information on designing to meet the power-on specifications, refer to the application note [XAPP450 "Power-On Current Requirements for the Spartan-II and Spartan-II-E Families"](#)


## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $V_{OL}$  and  $V_{OH}$  are guaranteed output voltages over the recommended operating conditions. Only selected standards are tested. These are chosen to ensure that all


standards meet their specifications. The selected standards are tested at minimum  $V_{CCO}$  with the respective  $I_{OL}$  and  $I_{OH}$  currents shown. Other standards are sample tested.

| Input/Output Standard | $V_{IL}$ |                  | $V_{IH}$         |                 | $V_{OL}$        | $V_{OH}$        | $I_{OL}$ | $I_{OH}$ |
|-----------------------|----------|------------------|------------------|-----------------|-----------------|-----------------|----------|----------|
|                       | V, Min   | V, Max           | V, Min           | V, Max          | V, Max          | V, Min          | mA       | mA       |
| LVTTL <sup>(1)</sup>  | -0.5     | 0.8              | 2.0              | 5.5             | 0.4             | 2.4             | 24       | -24      |
| LVC MOS2              | -0.5     | 0.7              | 1.7              | 5.5             | 0.4             | 1.9             | 12       | -12      |
| PCI, 3.3V             | -0.5     | 44% $V_{CCINT}$  | 60% $V_{CCINT}$  | $V_{CCO} + 0.5$ | 10% $V_{CCO}$   | 90% $V_{CCO}$   | Note (2) | Note (2) |
| PCI, 5.0V             | -0.5     | 0.8              | 2.0              | 5.5             | 0.55            | 2.4             | Note (2) | Note (2) |
| GTL                   | -0.5     | $V_{REF} - 0.05$ | $V_{REF} + 0.05$ | 3.6             | 0.4             | N/A             | 40       | N/A      |
| GTL+                  | -0.5     | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | 3.6             | 0.6             | N/A             | 36       | N/A      |
| HSTL I                | -0.5     | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | 3.6             | 0.4             | $V_{CCO} - 0.4$ | 8        | -8       |
| HSTL III              | -0.5     | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | 3.6             | 0.4             | $V_{CCO} - 0.4$ | 24       | -8       |
| HSTL IV               | -0.5     | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | 3.6             | 0.4             | $V_{CCO} - 0.4$ | 48       | -8       |
| SSTL3 I               | -0.5     | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 3.6             | $V_{REF} - 0.6$ | $V_{REF} + 0.6$ | 8        | -8       |
| SSTL3 II              | -0.5     | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 3.6             | $V_{REF} - 0.8$ | $V_{REF} + 0.8$ | 16       | -16      |
| SSTL2 I               | -0.5     | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 3.6             | $V_{REF} - 0.6$ | $V_{REF} + 0.6$ | 7.6      | -7.6     |
| SSTL2 II              | -0.5     | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 3.6             | $V_{REF} - 0.8$ | $V_{REF} + 0.8$ | 15.2     | -15.2    |


**Period Tolerance:** the allowed input clock period change in nanoseconds.



**Output Jitter:** the difference between an ideal reference clock edge and the actual design.



**Phase Offset and Maximum Phase Difference**



DS001\_52\_090800

Figure 52: Period Tolerance and Clock Jitter

## CLB Switching Characteristics

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

| Symbol  | Description  | Speed Grade |     |         |      | Units |
|---|--|-------------|-----|---------|------|-------|
|   |  | -6          |     | -5      |      |       |
|   |  | Min         | Max | Min     | Max  |       |
| <b>Combinatorial Delays</b>                                     |  |             |     |         |      |       |
| $T_{ILO}$   | 4-input function: F/G inputs to X/Y outputs                          | -           | 0.6 | -       | 0.7  | ns    |
| $T_{IF5}$   | 5-input function: F/G inputs to F5 output                            | -           | 0.7 | -       | 0.9  | ns    |
| $T_{IF5X}$  | 5-input function: F/G inputs to X output                             | -           | 0.9 | -       | 1.1  | ns    |
| $T_{IF6Y}$  | 6-input function: F/G inputs to Y output via F6 MUX                  | -           | 1.0 | -       | 1.1  | ns    |
| $T_{F5INY}$   | 6-input function: F5IN input to Y output                             | -           | 0.4 | -       | 0.4  | ns    |
| $T_{IFNCTL}$  | Incremental delay routing through transparent latch to XQ/YQ outputs | -           | 0.7 | -       | 0.9  | ns    |
| $T_{BYYB}$  | BY input to YB output  | -           | 0.6 | -       | 0.7  | ns    |
| <b>Sequential Delays</b>  |  |             |     |         |      |       |
| $T_{CKO}$   | FF clock CLK to XQ/YQ outputs  | -           | 1.1 | -       | 1.3  | ns    |
| $T_{CKLO}$  | Latch clock CLK to XQ/YQ outputs                                     | -           | 1.2 | -       | 1.5  | ns    |
| <b>Setup/Hold Times with Respect to Clock CLK<sup>(1)</sup></b> |  |             |     |         |      |       |
| $T_{ICK} / T_{CKI}$   | 4-input function: F/G inputs   | 1.3 / 0     | -   | 1.4 / 0 | -    | ns    |
| $T_{IF5CK} / T_{CKIF5}$   | 5-input function: F/G inputs   | 1.6 / 0     | -   | 1.8 / 0 | -    | ns    |
| $T_{F5INCK} / T_{CKF5IN}$                                       | 6-input function: F5IN input   | 1.0 / 0     | -   | 1.1 / 0 | -    | ns    |
| $T_{IF6CK} / T_{CKIF6}$   | 6-input function: F/G inputs via F6 MUX                              | 1.6 / 0     | -   | 1.8 / 0 | -    | ns    |
| $T_{DICK} / T_{CKDI}$   | BX/BY inputs   | 0.8 / 0     | -   | 0.8 / 0 | -    | ns    |
| $T_{CECK} / T_{CKCE}$   | CE input   | 0.9 / 0     | -   | 0.9 / 0 | -    | ns    |
| $T_{RCK} / T_{CKR}$   | SR/BY inputs (synchronous)   | 0.8 / 0     | -   | 0.8 / 0 | -    | ns    |
| <b>Clock CLK</b>  |  |             |     |         |      |       |
| $T_{CH}$  | Minimum pulse width, High  | -           | 1.9 | -       | 1.9  | ns    |
| $T_{CL}$  | Minimum pulse width, Low   | -           | 1.9 | -       | 1.9  | ns    |
| <b>Set/Reset</b>  |  |             |     |         |      |       |
| $T_{RPW}$   | Minimum pulse width, SR/BY inputs                                    | 3.1         | -   | 3.1     | -    | ns    |
| $T_{RQ}$  | Delay from SR/BY inputs to XQ/YQ outputs (asynchronous)              | -           | 1.1 | -       | 1.3  | ns    |
| $T_{IOGSRQ}$  | Delay from GSR to XQ/YQ outputs                                      | -           | 9.9 | -       | 11.7 | ns    |
| $F_{TOG}$   | Toggle frequency (for export control)                                | -           | 263 | -       | 263  | MHz   |

**Notes:**

1. A zero hold time listing indicates no hold time or a negative hold time.

### CLB Distributed RAM Switching Characteristics

| Symbol  | Description   | Speed Grade |     |         |     | Units |
|---|---|-------------|-----|---------|-----|-------|
|   |   | -6          |     | -5      |     |       |
|   |   | Min         | Max | Min     | Max |       |
| <b>Sequential Delays</b>  |   |             |     |         |     |       |
| $T_{SHCKO16}$   | Clock CLK to X/Y outputs (WE active, 16 x 1 mode)     | -           | 2.2 | -       | 2.6 | ns    |
| $T_{SHCKO32}$   | Clock CLK to X/Y outputs (WE active, 32 x 1 mode)     | -           | 2.5 | -       | 3.0 | ns    |
| <b>Setup/Hold Times with Respect to Clock CLK<sup>(1)</sup></b> |   |             |     |         |     |       |
| $T_{AS} / T_{AH}$   | F/G address inputs                                    | 0.7 / 0     | -   | 0.7 / 0 | -   | ns    |
| $T_{DS} / T_{DH}$   | BX/BY data inputs (DIN)                               | 0.8 / 0     | -   | 0.9 / 0 | -   | ns    |
| $T_{WS} / T_{WH}$   | CE input (WS)   | 0.9 / 0     | -   | 1.0 / 0 | -   | ns    |
| <b>Clock CLK</b>  |   |             |     |         |     |       |
| $T_{WPH}$   | Minimum pulse width, High                             | -           | 2.9 | -       | 2.9 | ns    |
| $T_{WPL}$   | Minimum pulse width, Low                              | -           | 2.9 | -       | 2.9 | ns    |
| $T_{WC}$  | Minimum clock period to meet address write cycle time | -           | 5.8 | -       | 5.8 | ns    |

**Notes:**

1. A zero hold time listing indicates no hold time or a negative hold time.

### CLB Shift Register Switching Characteristics

| Symbol                                       | Description               | Speed Grade |      |     |      | Units |
|--|---------------------------|-------------|------|-----|------|-------|
|  |                           | -6          |      | -5  |      |       |
|  |                           | Min         | Max  | Min | Max  |       |
| <b>Sequential Delays</b>                     |                           |             |      |     |      |       |
| $T_{REG}$                                    | Clock CLK to X/Y outputs  | -           | 3.47 | -   | 3.88 | ns    |
| <b>Setup Times with Respect to Clock CLK</b> |                           |             |      |     |      |       |
| $T_{SHDICK}$                                 | BX/BY data inputs (DIN)   | 0.8         | -    | 0.9 | -    | ns    |
| $T_{SHCECK}$                                 | CE input (WS)             | 0.9         | -    | 1.0 | -    | ns    |
| <b>Clock CLK</b>                             |                           |             |      |     |      |       |
| $T_{SRPH}$                                   | Minimum pulse width, High | -           | 2.9  | -   | 2.9  | ns    |
| $T_{SRPL}$                                   | Minimum pulse width, Low  | -           | 2.9  | -   | 2.9  | ns    |

## Package Thermal Characteristics

Table 39 provides the thermal characteristics for the various Spartan-II FPGA package offerings. This information is also available using the Thermal Query tool on [www.xilinx.com](http://www.xilinx.com) ([www.xilinx.com/cgi-bin/thermal/thermal.pl](http://www.xilinx.com/cgi-bin/thermal/thermal.pl)).

The junction-to-case thermal resistance ( $\theta_{JC}$ ) indicates the difference between the temperature measured on the package body (case) and the die junction temperature per watt of power consumption. The junction-to-board ( $\theta_{JB}$ )

value similarly reports the difference between the board and junction temperature. The junction-to-ambient ( $\theta_{JA}$ ) value reports the temperature difference between the ambient environment and the junction temperature. The  $\theta_{JA}$  value is reported at different air velocities, measured in linear feet per minute (LFM). The “Still Air (0 LFM)” column shows the  $\theta_{JA}$  value in a system without a fan. The thermal resistance drops with increasing air flow.

Table 39: Spartan-II Package Thermal Characteristics

| Package         | Device  | Junction-to-Case ( $\theta_{JC}$ ) | Junction-to-Board ( $\theta_{JB}$ ) | Junction-to-Ambient ( $\theta_{JA}$ ) at Different Air Flows |         |         |         | Units   |
|-----------------|---------|------------------------------------|-------------------------------------|--|---------|---------|---------|---------|
|                 |         |                                    |                                     | Still Air (0 LFM)  | 250 LFM | 500 LFM | 750 LFM |         |
| VQ100<br>VQG100 | XC2S15  | 11.3                               | N/A                                 | 44.1   | 36.7    | 34.2    | 33.3    | °C/Watt |
|                 | XC2S30  | 10.1                               | N/A                                 | 40.7   | 33.9    | 31.5    | 30.8    | °C/Watt |
| TQ144<br>TQG144 | XC2S15  | 7.3                                | N/A                                 | 38.6   | 30.0    | 25.7    | 24.1    | °C/Watt |
|                 | XC2S30  | 6.7                                | N/A                                 | 34.7   | 27.0    | 23.1    | 21.7    | °C/Watt |
|                 | XC2S50  | 5.8                                | N/A                                 | 32.2   | 25.1    | 21.4    | 20.1    | °C/Watt |
|                 | XC2S100 | 5.3                                | N/A                                 | 31.4   | 24.4    | 20.9    | 19.6    | °C/Watt |
| CS144<br>CSG144 | XC2S30  | 2.8                                | N/A                                 | 34.0   | 26.0    | 23.9    | 23.2    | °C/Watt |
| PQ208<br>PQG208 | XC2S50  | 6.7                                | N/A                                 | 25.2   | 18.6    | 16.4    | 15.2    | °C/Watt |
|                 | XC2S100 | 5.9                                | N/A                                 | 24.6   | 18.1    | 16.0    | 14.9    | °C/Watt |
|                 | XC2S150 | 5.0                                | N/A                                 | 23.8   | 17.6    | 15.6    | 14.4    | °C/Watt |
|                 | XC2S200 | 4.1                                | N/A                                 | 23.0   | 17.0    | 15.0    | 13.9    | °C/Watt |
| FG256<br>FGG256 | XC2S50  | 7.1                                | 17.6                                | 27.2   | 21.4    | 20.3    | 19.8    | °C/Watt |
|                 | XC2S100 | 5.8                                | 15.1                                | 25.1   | 19.5    | 18.3    | 17.8    | °C/Watt |
|                 | XC2S150 | 4.6                                | 12.7                                | 23.0   | 17.6    | 16.3    | 15.8    | °C/Watt |
|                 | XC2S200 | 3.5                                | 10.7                                | 21.4   | 16.1    | 14.7    | 14.2    | °C/Watt |
| FG456<br>FGG456 | XC2S150 | 2.0                                | N/A                                 | 21.9   | 17.3    | 15.8    | 15.2    | °C/Watt |
|                 | XC2S200 | 2.0                                | N/A                                 | 21.0   | 16.6    | 15.1    | 14.5    | °C/Watt |

## Pinout Tables

The following device-specific pinout tables include all packages available for each Spartan®-II device. They follow the pad locations around the die, and include Boundary Scan register locations.

### XC2S15 Device Pinouts

| XC2S15 Pad Name          |      | VQ100 | TQ144 | CS144 | Bndry Scan |
|--------------------------|------|-------|-------|-------|------------|
| Function                 | Bank |       |       |       |            |
| GND                      | -    | P1    | P143  | A1    | -          |
| TMS                      | -    | P2    | P142  | B1    | -          |
| I/O                      | 7    | P3    | P141  | C2    | 77         |
| I/O                      | 7    | -     | P140  | C1    | 80         |
| I/O, V <sub>REF</sub>    | 7    | P4    | P139  | D4    | 83         |
| I/O                      | 7    | P5    | P137  | D2    | 86         |
| I/O                      | 7    | P6    | P136  | D1    | 89         |
| GND                      | -    | -     | P135  | E4    | -          |
| I/O                      | 7    | P7    | P134  | E3    | 92         |
| I/O                      | 7    | -     | P133  | E2    | 95         |
| I/O, V <sub>REF</sub>    | 7    | P8    | P132  | E1    | 98         |
| I/O                      | 7    | P9    | P131  | F4    | 101        |
| I/O                      | 7    | -     | P130  | F3    | 104        |
| I/O, IRDY <sup>(1)</sup> | 7    | P10   | P129  | F2    | 107        |
| GND                      | -    | P11   | P128  | F1    | -          |
| V <sub>CCO</sub>         | 7    | P12   | P127  | G2    | -          |
| V <sub>CCO</sub>         | 6    | P12   | P127  | G2    | -          |
| I/O, TRDY <sup>(1)</sup> | 6    | P13   | P126  | G1    | 110        |
| V <sub>CCINT</sub>       | -    | P14   | P125  | G3    | -          |
| I/O                      | 6    | -     | P124  | G4    | 113        |
| I/O                      | 6    | P15   | P123  | H1    | 116        |
| I/O, V <sub>REF</sub>    | 6    | P16   | P122  | H2    | 119        |
| I/O                      | 6    | -     | P121  | H3    | 122        |
| I/O                      | 6    | P17   | P120  | H4    | 125        |
| GND                      | -    | -     | P119  | J1    | -          |
| I/O                      | 6    | P18   | P118  | J2    | 128        |
| I/O                      | 6    | P19   | P117  | J3    | 131        |
| I/O, V <sub>REF</sub>    | 6    | P20   | P115  | K1    | 134        |
| I/O                      | 6    | -     | P114  | K2    | 137        |
| I/O                      | 6    | P21   | P113  | K3    | 140        |
| I/O                      | 6    | P22   | P112  | L1    | 143        |
| M1                       | -    | P23   | P111  | L2    | 146        |
| GND                      | -    | P24   | P110  | L3    | -          |
| M0                       | -    | P25   | P109  | M1    | 147        |
| V <sub>CCO</sub>         | 6    | P26   | P108  | M2    | -          |
| V <sub>CCO</sub>         | 5    | P26   | P107  | N1    | -          |

### XC2S15 Device Pinouts (Continued)

| XC2S15 Pad Name       |      | VQ100 | TQ144 | CS144 | Bndry Scan |
|-----------------------|------|-------|-------|-------|------------|
| Function              | Bank |       |       |       |            |
| M2                    | -    | P27   | P106  | N2    | 148        |
| I/O                   | 5    | -     | P103  | K4    | 155        |
| I/O, V <sub>REF</sub> | 5    | P30   | P102  | L4    | 158        |
| I/O                   | 5    | P31   | P100  | N4    | 161        |
| I/O                   | 5    | P32   | P99   | K5    | 164        |
| GND                   | -    | -     | P98   | L5    | -          |
| V <sub>CCINT</sub>    | -    | P33   | P97   | M5    | -          |
| I/O                   | 5    | -     | P96   | N5    | 167        |
| I/O                   | 5    | -     | P95   | K6    | 170        |
| I/O, V <sub>REF</sub> | 5    | P34   | P94   | L6    | 173        |
| I/O                   | 5    | -     | P93   | M6    | 176        |
| V <sub>CCINT</sub>    | -    | P35   | P92   | N6    | -          |
| I, GCK1               | 5    | P36   | P91   | M7    | 185        |
| V <sub>CCO</sub>      | 5    | P37   | P90   | N7    | -          |
| V <sub>CCO</sub>      | 4    | P37   | P90   | N7    | -          |
| GND                   | -    | P38   | P89   | L7    | -          |
| I, GCK0               | 4    | P39   | P88   | K7    | 186        |
| I/O                   | 4    | P40   | P87   | N8    | 190        |
| I/O                   | 4    | -     | P86   | M8    | 193        |
| I/O, V <sub>REF</sub> | 4    | P41   | P85   | L8    | 196        |
| I/O                   | 4    | -     | P84   | K8    | 199        |
| I/O                   | 4    | -     | P83   | N9    | 202        |
| V <sub>CCINT</sub>    | -    | P42   | P82   | M9    | -          |
| GND                   | -    | -     | P81   | L9    | -          |
| I/O                   | 4    | P43   | P80   | K9    | 205        |
| I/O                   | 4    | P44   | P79   | N10   | 208        |
| I/O, V <sub>REF</sub> | 4    | P45   | P77   | L10   | 211        |
| I/O                   | 4    | -     | P76   | N11   | 214        |
| I/O                   | 4    | P46   | P75   | M11   | 217        |
| I/O                   | 4    | P47   | P74   | L11   | 220        |
| GND                   | -    | P48   | P73   | N12   | -          |
| DONE                  | 3    | P49   | P72   | M12   | 223        |
| V <sub>CCO</sub>      | 4    | P50   | P71   | N13   | -          |
| V <sub>CCO</sub>      | 3    | P50   | P70   | M13   | -          |
| PROGRAM               | -    | P51   | P69   | L12   | 226        |
| I/O (INIT)            | 3    | P52   | P68   | L13   | 227        |
| I/O (D7)              | 3    | P53   | P67   | K10   | 230        |
| I/O                   | 3    | -     | P66   | K11   | 233        |
| I/O, V <sub>REF</sub> | 3    | P54   | P65   | K12   | 236        |
| I/O                   | 3    | P55   | P63   | J10   | 239        |
| I/O (D6)              | 3    | P56   | P62   | J11   | 242        |

**XC2S30 Device Pinouts**

| XC2S30 Pad Name          |      | VQ100 | TQ144 | CS144 | PQ208 | Bndry Scan |
|--------------------------|------|-------|-------|-------|-------|------------|
| Function                 | Bank |       |       |       |       |            |
| GND                      | -    | P1    | P143  | A1    | P1    | -          |
| TMS                      | -    | P2    | P142  | B1    | P2    | -          |
| I/O                      | 7    | P3    | P141  | C2    | P3    | 113        |
| I/O                      | 7    | -     | P140  | C1    | P4    | 116        |
| I/O                      | 7    | -     | -     | -     | P5    | 119        |
| I/O, V <sub>REF</sub>    | 7    | P4    | P139  | D4    | P6    | 122        |
| I/O                      | 7    | -     | P138  | D3    | P8    | 125        |
| I/O                      | 7    | P5    | P137  | D2    | P9    | 128        |
| I/O                      | 7    | P6    | P136  | D1    | P10   | 131        |
| GND                      | -    | -     | P135  | E4    | P11   | -          |
| V <sub>CCO</sub>         | 7    | -     | -     | -     | P12   | -          |
| I/O                      | 7    | P7    | P134  | E3    | P14   | 134        |
| I/O                      | 7    | -     | P133  | E2    | P15   | 137        |
| I/O                      | 7    | -     | -     | -     | P16   | 140        |
| I/O                      | 7    | -     | -     | -     | P17   | 143        |
| I/O                      | 7    | -     | -     | -     | P18   | 146        |
| GND                      | -    | -     | -     | -     | P19   | -          |
| I/O, V <sub>REF</sub>    | 7    | P8    | P132  | E1    | P20   | 149        |
| I/O                      | 7    | P9    | P131  | F4    | P21   | 152        |
| I/O                      | 7    | -     | P130  | F3    | P22   | 155        |
| I/O                      | 7    | -     | -     | -     | P23   | 158        |
| I/O, IRDY <sup>(1)</sup> | 7    | P10   | P129  | F2    | P24   | 161        |
| GND                      | -    | P11   | P128  | F1    | P25   | -          |
| V <sub>CCO</sub>         | 7    | P12   | P127  | G2    | P26   | -          |
| V <sub>CCO</sub>         | 6    | P12   | P127  | G2    | P26   | -          |
| I/O, TRDY <sup>(1)</sup> | 6    | P13   | P126  | G1    | P27   | 164        |
| V <sub>CCINT</sub>       | -    | P14   | P125  | G3    | P28   | -          |
| I/O                      | 6    | -     | P124  | G4    | P29   | 170        |
| I/O                      | 6    | P15   | P123  | H1    | P30   | 173        |
| I/O, V <sub>REF</sub>    | 6    | P16   | P122  | H2    | P31   | 176        |
| GND                      | -    | -     | -     | -     | P32   | -          |
| I/O                      | 6    | -     | -     | -     | P33   | 179        |
| I/O                      | 6    | -     | -     | -     | P34   | 182        |
| I/O                      | 6    | -     | -     | -     | P35   | 185        |
| I/O                      | 6    | -     | P121  | H3    | P36   | 188        |
| I/O                      | 6    | P17   | P120  | H4    | P37   | 191        |
| V <sub>CCO</sub>         | 6    | -     | -     | -     | P39   | -          |
| GND                      | -    | -     | P119  | J1    | P40   | -          |
| I/O                      | 6    | P18   | P118  | J2    | P41   | 194        |
| I/O                      | 6    | P19   | P117  | J3    | P42   | 197        |
| I/O                      | 6    | -     | P116  | J4    | P43   | 200        |

**XC2S30 Device Pinouts (Continued)**

| XC2S30 Pad Name       |      | VQ100 | TQ144 | CS144 | PQ208 | Bndry Scan |
|-----------------------|------|-------|-------|-------|-------|------------|
| Function              | Bank |       |       |       |       |            |
| I/O, V <sub>REF</sub> | 6    | P20   | P115  | K1    | P45   | 203        |
| I/O                   | 6    | -     | -     | -     | P46   | 206        |
| I/O                   | 6    | -     | P114  | K2    | P47   | 209        |
| I/O                   | 6    | P21   | P113  | K3    | P48   | 212        |
| I/O                   | 6    | P22   | P112  | L1    | P49   | 215        |
| M1                    | -    | P23   | P111  | L2    | P50   | 218        |
| GND                   | -    | P24   | P110  | L3    | P51   | -          |
| M0                    | -    | P25   | P109  | M1    | P52   | 219        |
| V <sub>CCO</sub>      | 6    | P26   | P108  | M2    | P53   | -          |
| V <sub>CCO</sub>      | 5    | P26   | P107  | N1    | P53   | -          |
| M2                    | -    | P27   | P106  | N2    | P54   | 220        |
| I/O                   | 5    | -     | P103  | K4    | P57   | 227        |
| I/O                   | 5    | -     | -     | -     | P58   | 230        |
| I/O, V <sub>REF</sub> | 5    | P30   | P102  | L4    | P59   | 233        |
| I/O                   | 5    | -     | P101  | M4    | P61   | 236        |
| I/O                   | 5    | P31   | P100  | N4    | P62   | 239        |
| I/O                   | 5    | P32   | P99   | K5    | P63   | 242        |
| GND                   | -    | -     | P98   | L5    | P64   | -          |
| V <sub>CCO</sub>      | 5    | -     | -     | -     | P65   | -          |
| V <sub>CCINT</sub>    | -    | P33   | P97   | M5    | P66   | -          |
| I/O                   | 5    | -     | P96   | N5    | P67   | 245        |
| I/O                   | 5    | -     | P95   | K6    | P68   | 248        |
| I/O                   | 5    | -     | -     | -     | P69   | 251        |
| I/O                   | 5    | -     | -     | -     | P70   | 254        |
| I/O                   | 5    | -     | -     | -     | P71   | 257        |
| GND                   | -    | -     | -     | -     | P72   | -          |
| I/O, V <sub>REF</sub> | 5    | P34   | P94   | L6    | P73   | 260        |
| I/O                   | 5    | -     | -     | -     | P74   | 263        |
| I/O                   | 5    | -     | P93   | M6    | P75   | 266        |
| V <sub>CCINT</sub>    | -    | P35   | P92   | N6    | P76   | -          |
| I, GCK1               | 5    | P36   | P91   | M7    | P77   | 275        |
| V <sub>CCO</sub>      | 5    | P37   | P90   | N7    | P78   | -          |
| V <sub>CCO</sub>      | 4    | P37   | P90   | N7    | P78   | -          |
| GND                   | -    | P38   | P89   | L7    | P79   | -          |
| I, GCK0               | 4    | P39   | P88   | K7    | P80   | 276        |
| I/O                   | 4    | P40   | P87   | N8    | P81   | 280        |
| I/O                   | 4    | -     | P86   | M8    | P82   | 283        |
| I/O                   | 4    | -     | -     | -     | P83   | 286        |
| I/O, V <sub>REF</sub> | 4    | P41   | P85   | L8    | P84   | 289        |
| GND                   | -    | -     | -     | -     | P85   | -          |
| I/O                   | 4    | -     | -     | -     | P86   | 292        |

**Additional XC2S150 Package Pins**
**PQ208**

| Not Connected Pins |     |   |   |   |   |
|--------------------|-----|---|---|---|---|
| P55                | P56 | - | - | - | - |

11/02/00

**FG256**

| V <sub>CCINT</sub> Pins      |     |     |     |    |     |
|------------------------------|-----|-----|-----|----|-----|
| C3                           | C14 | D4  | D13 | E5 | E12 |
| M5                           | M12 | N4  | N13 | P3 | P14 |
| V <sub>CCO</sub> Bank 0 Pins |     |     |     |    |     |
| E8                           | F8  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 1 Pins |     |     |     |    |     |
| E9                           | F9  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 2 Pins |     |     |     |    |     |
| H11                          | H12 | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 3 Pins |     |     |     |    |     |
| J11                          | J12 | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 4 Pins |     |     |     |    |     |
| L9                           | M9  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 5 Pins |     |     |     |    |     |
| L8                           | M8  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 6 Pins |     |     |     |    |     |
| J5                           | J6  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 7 Pins |     |     |     |    |     |
| H5                           | H6  | -   | -   | -  | -   |
| GND Pins                     |     |     |     |    |     |
| A1                           | A16 | B2  | B15 | F6 | F7  |
| F10                          | F11 | G6  | G7  | G8 | G9  |
| G10                          | G11 | H7  | H8  | H9 | H10 |
| J7                           | J8  | J9  | J10 | K6 | K7  |
| K8                           | K9  | K10 | K11 | L6 | L7  |
| L10                          | L11 | R2  | R15 | T1 | T16 |
| Not Connected Pins           |     |     |     |    |     |
| P4                           | R4  | -   | -   | -  | -   |

11/02/00

**Additional XC2S150 Package Pins (Continued)**
**FG456**

| V <sub>CCINT</sub> Pins      |      |      |      |      |      |
|------------------------------|------|------|------|------|------|
| E5                           | E18  | F6   | F17  | G7   | G8   |
| G9                           | G14  | G15  | G16  | H7   | H16  |
| J7                           | J16  | P7   | P16  | R7   | R16  |
| T7                           | T8   | T9   | T14  | T15  | T16  |
| U6                           | U17  | V5   | V18  | -    | -    |
| V <sub>CCO</sub> Bank 0 Pins |      |      |      |      |      |
| F7                           | F8   | F9   | F10  | G10  | G11  |
| V <sub>CCO</sub> Bank 1 Pins |      |      |      |      |      |
| F13                          | F14  | F15  | F16  | G12  | G13  |
| V <sub>CCO</sub> Bank 2 Pins |      |      |      |      |      |
| G17                          | H17  | J17  | K16  | K17  | L16  |
| V <sub>CCO</sub> Bank 3 Pins |      |      |      |      |      |
| M16                          | N16  | N17  | P17  | R17  | T17  |
| V <sub>CCO</sub> Bank 4 Pins |      |      |      |      |      |
| T12                          | T13  | U13  | U14  | U15  | U16  |
| V <sub>CCO</sub> Bank 5 Pins |      |      |      |      |      |
| T10                          | T11  | U7   | U8   | U9   | U10  |
| V <sub>CCO</sub> Bank 6 Pins |      |      |      |      |      |
| M7                           | N6   | N7   | P6   | R6   | T6   |
| V <sub>CCO</sub> Bank 7 Pins |      |      |      |      |      |
| G6                           | H6   | J6   | K6   | K7   | L7   |
| GND Pins                     |      |      |      |      |      |
| A1                           | A22  | B2   | B21  | C3   | C20  |
| J9                           | J10  | J11  | J12  | J13  | J14  |
| K9                           | K10  | K11  | K12  | K13  | K14  |
| L9                           | L10  | L11  | L12  | L13  | L14  |
| M9                           | M10  | M11  | M12  | M13  | M14  |
| N9                           | N10  | N11  | N12  | N13  | N14  |
| P9                           | P10  | P11  | P12  | P13  | P14  |
| Y3                           | Y20  | AA2  | AA21 | AB1  | AB22 |
| Not Connected Pins           |      |      |      |      |      |
| A2                           | A6   | A12  | A13  | A14  | B11  |
| B16                          | C2   | C8   | C9   | D1   | D4   |
| D18                          | D19  | E13  | E17  | E19  | F11  |
| G2                           | G22  | H21  | J1   | J4   | K2   |
| K18                          | K19  | L2   | L19  | M2   | M17  |
| M21                          | N1   | P1   | P5   | P22  | R3   |
| R20                          | R22  | U3   | U18  | V6   | W4   |
| W13                          | W15  | W19  | Y5   | Y22  | AA1  |
| AA3                          | AA9  | AA10 | AA11 | AA16 | AB7  |
| AB8                          | AB12 | AB14 | AB21 | -    | -    |

11/02/00

**XC2S200 Device Pinouts (Continued)**

| XC2S200 Pad Name      |      | PQ208 | FG256                    | FG456                    | Bndry Scan |
|-----------------------|------|-------|--------------------------|--------------------------|------------|
| Function              | Bank |       |                          |                          |            |
| I/O                   | 6    | -     | -                        | T2                       | 449        |
| I/O                   | 6    | P43   | L4                       | U1                       | 452        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 6    | -     | M2                       | R5                       | 455        |
| I/O                   | 6    | -     | -                        | V1                       | 458        |
| I/O                   | 6    | -     | -                        | T5                       | 461        |
| I/O                   | 6    | P44   | L3                       | U2                       | 464        |
| I/O, V <sub>REF</sub> | 6    | P45   | N1                       | T3                       | 467        |
| V <sub>CCO</sub>      | 6    | -     | V <sub>CCO</sub> Bank 6* | V <sub>CCO</sub> Bank 6* | -          |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 6    | P46   | P1                       | T4                       | 470        |
| I/O                   | 6    | -     | L5                       | W1                       | 473        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 6    | -     | -                        | V2                       | 476        |
| I/O                   | 6    | -     | -                        | U4                       | 482        |
| I/O, V <sub>REF</sub> | 6    | P47   | N2                       | Y1                       | 485        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 6    | -     | M4                       | W2                       | 488        |
| I/O                   | 6    | -     | -                        | V3                       | 491        |
| I/O                   | 6    | -     | -                        | V4                       | 494        |
| I/O                   | 6    | P48   | R1                       | Y2                       | 500        |
| I/O                   | 6    | P49   | M3                       | W3                       | 503        |
| M1                    | -    | P50   | P2                       | U5                       | 506        |
| GND                   | -    | P51   | GND*                     | GND*                     | -          |
| M0                    | -    | P52   | N3                       | AB2                      | 507        |
| V <sub>CCO</sub>      | 6    | P53   | V <sub>CCO</sub> Bank 6* | V <sub>CCO</sub> Bank 6* | -          |
| V <sub>CCO</sub>      | 5    | P53   | V <sub>CCO</sub> Bank 5* | V <sub>CCO</sub> Bank 5* | -          |
| M2                    | -    | P54   | R3                       | Y4                       | 508        |
| I/O                   | 5    | -     | -                        | W5                       | 518        |
| I/O                   | 5    | -     | -                        | AB3                      | 521        |
| I/O                   | 5    | -     | N5                       | V7                       | 524        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O, V <sub>REF</sub> | 5    | P57   | T2                       | Y6                       | 527        |
| I/O                   | 5    | -     | -                        | AA4                      | 530        |
| I/O                   | 5    | -     | -                        | AB4                      | 536        |
| I/O                   | 5    | -     | P5                       | W6                       | 539        |
| I/O                   | 5    | P58   | T3                       | Y7                       | 542        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |

**XC2S200 Device Pinouts (Continued)**

| XC2S200 Pad Name      |      | PQ208 | FG256                    | FG456                    | Bndry Scan |
|-----------------------|------|-------|--------------------------|--------------------------|------------|
| Function              | Bank |       |                          |                          |            |
| V <sub>CCO</sub>      | 5    | -     | V <sub>CCO</sub> Bank 5* | V <sub>CCO</sub> Bank 5* | -          |
| I/O, V <sub>REF</sub> | 5    | P59   | T4                       | AA5                      | 545        |
| I/O                   | 5    | P60   | M6                       | AB5                      | 548        |
| I/O                   | 5    | -     | -                        | V8                       | 551        |
| I/O                   | 5    | -     | -                        | AA6                      | 554        |
| I/O                   | 5    | -     | T5                       | AB6                      | 557        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 5    | P61   | N6                       | AA7                      | 560        |
| I/O                   | 5    | -     | -                        | W7                       | 563        |
| I/O, V <sub>REF</sub> | 5    | P62   | R5                       | W8                       | 569        |
| I/O                   | 5    | P63   | P6                       | Y8                       | 572        |
| GND                   | -    | P64   | GND*                     | GND*                     | -          |
| V <sub>CCO</sub>      | 5    | P65   | V <sub>CCO</sub> Bank 5* | V <sub>CCO</sub> Bank 5* | -          |
| V <sub>CCINT</sub>    | -    | P66   | V <sub>CCINT</sub> *     | V <sub>CCINT</sub> *     | -          |
| I/O                   | 5    | P67   | R6                       | AA8                      | 575        |
| I/O                   | 5    | P68   | M7                       | V9                       | 578        |
| I/O                   | 5    | -     | -                        | AB8                      | 581        |
| I/O                   | 5    | -     | -                        | W9                       | 584        |
| I/O                   | 5    | -     | -                        | AB9                      | 587        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 5    | P69   | N7                       | Y9                       | 590        |
| I/O                   | 5    | -     | -                        | V10                      | 593        |
| I/O                   | 5    | -     | -                        | AA9                      | 596        |
| I/O                   | 5    | P70   | T6                       | W10                      | 599        |
| I/O                   | 5    | P71   | P7                       | AB10                     | 602        |
| GND                   | -    | P72   | GND*                     | GND*                     | -          |
| V <sub>CCO</sub>      | 5    | -     | V <sub>CCO</sub> Bank 5* | V <sub>CCO</sub> Bank 5* | -          |
| I/O, V <sub>REF</sub> | 5    | P73   | P8                       | Y10                      | 605        |
| I/O                   | 5    | P74   | R7                       | V11                      | 608        |
| I/O                   | 5    | -     | -                        | AA10                     | 614        |
| I/O                   | 5    | -     | T7                       | W11                      | 617        |
| I/O                   | 5    | P75   | T8                       | AB11                     | 620        |
| I/O                   | 5    | -     | -                        | U11                      | 623        |
| V <sub>CCINT</sub>    | -    | P76   | V <sub>CCINT</sub> *     | V <sub>CCINT</sub> *     | -          |
| I, GCK1               | 5    | P77   | R8                       | Y11                      | 635        |
| V <sub>CCO</sub>      | 5    | P78   | V <sub>CCO</sub> Bank 5* | V <sub>CCO</sub> Bank 5* | -          |
| V <sub>CCO</sub>      | 4    | P78   | V <sub>CCO</sub> Bank 4* | V <sub>CCO</sub> Bank 4* | -          |
| GND                   | -    | P79   | GND*                     | GND*                     | -          |

**XC2S200 Device Pinouts (Continued)**

| XC2S200 Pad Name           |      | PQ208 | FG256                    | FG456                    | Bndry Scan |
|----------------------------|------|-------|--------------------------|--------------------------|------------|
| Function                   | Bank |       |                          |                          |            |
| V <sub>CC0</sub>           | 1    | P156  | V <sub>CC0</sub> Bank 1* | V <sub>CC0</sub> Bank 1* | -          |
| TDO                        | 2    | P157  | B14                      | A21                      | -          |
| GND                        | -    | P158  | GND*                     | GND*                     | -          |
| TDI                        | -    | P159  | A15                      | B20                      | -          |
| I/O ( $\overline{CS}$ )    | 1    | P160  | B13                      | C19                      | 0          |
| I/O ( $\overline{WRITE}$ ) | 1    | P161  | C13                      | A20                      | 3          |
| I/O                        | 1    | -     | -                        | B19                      | 9          |
| I/O                        | 1    | -     | -                        | C18                      | 12         |
| I/O                        | 1    | -     | C12                      | D17                      | 15         |
| GND                        | -    | -     | GND*                     | GND*                     | -          |
| I/O, V <sub>REF</sub>      | 1    | P162  | A14                      | A19                      | 18         |
| I/O                        | 1    | -     | -                        | B18                      | 21         |
| I/O                        | 1    | -     | -                        | E16                      | 27         |
| I/O                        | 1    | -     | D12                      | C17                      | 30         |
| I/O                        | 1    | P163  | B12                      | D16                      | 33         |
| GND                        | -    | -     | GND*                     | GND*                     | -          |
| V <sub>CC0</sub>           | 1    | -     | V <sub>CC0</sub> Bank 1* | V <sub>CC0</sub> Bank 1* | -          |
| I/O, V <sub>REF</sub>      | 1    | P164  | C11                      | A18                      | 36         |
| I/O                        | 1    | P165  | A13                      | B17                      | 39         |
| I/O                        | 1    | -     | -                        | E15                      | 42         |
| I/O                        | 1    | -     | -                        | A17                      | 45         |
| I/O                        | 1    | -     | D11                      | D15                      | 48         |
| GND                        | -    | -     | GND*                     | GND*                     | -          |
| I/O                        | 1    | P166  | A12                      | C16                      | 51         |
| I/O                        | 1    | -     | -                        | D14                      | 54         |
| I/O, V <sub>REF</sub>      | 1    | P167  | E11                      | E14                      | 60         |
| I/O                        | 1    | P168  | B11                      | A16                      | 63         |
| GND                        | -    | P169  | GND*                     | GND*                     | -          |
| V <sub>CC0</sub>           | 1    | P170  | V <sub>CC0</sub> Bank 1* | V <sub>CC0</sub> Bank 1* | -          |
| V <sub>CCINT</sub>         | -    | P171  | V <sub>CCINT</sub> *     | V <sub>CCINT</sub> *     | -          |
| I/O                        | 1    | P172  | A11                      | C15                      | 66         |
| I/O                        | 1    | P173  | C10                      | B15                      | 69         |
| I/O                        | 1    | -     | -                        | E13                      | 72         |
| I/O                        | 1    | -     | -                        | A15                      | 75         |
| I/O                        | 1    | -     | -                        | F12                      | 78         |
| GND                        | -    | -     | GND*                     | GND*                     | -          |
| I/O                        | 1    | P174  | B10                      | C14                      | 81         |
| I/O                        | 1    | -     | -                        | B14                      | 84         |
| I/O                        | 1    | -     | -                        | A14                      | 87         |

**XC2S200 Device Pinouts (Continued)**

| XC2S200 Pad Name      |      | PQ208 | FG256                    | FG456                    | Bndry Scan |
|-----------------------|------|-------|--------------------------|--------------------------|------------|
| Function              | Bank |       |                          |                          |            |
| I/O                   | 1    | P175  | D10                      | D13                      | 90         |
| I/O                   | 1    | P176  | A10                      | C13                      | 93         |
| GND                   | -    | P177  | GND*                     | GND*                     | -          |
| V <sub>CC0</sub>      | 1    | -     | V <sub>CC0</sub> Bank 1* | V <sub>CC0</sub> Bank 1* | -          |
| I/O, V <sub>REF</sub> | 1    | P178  | B9                       | B13                      | 96         |
| I/O                   | 1    | P179  | E10                      | E12                      | 99         |
| I/O                   | 1    | -     | -                        | A13                      | 105        |
| I/O                   | 1    | -     | A9                       | B12                      | 108        |
| I/O                   | 1    | P180  | D9                       | D12                      | 111        |
| I/O                   | 1    | -     | -                        | C12                      | 114        |
| I/O                   | 1    | P181  | A8                       | D11                      | 120        |
| I, GCK2               | 1    | P182  | C9                       | A11                      | 126        |
| GND                   | -    | P183  | GND*                     | GND*                     | -          |
| V <sub>CC0</sub>      | 1    | P184  | V <sub>CC0</sub> Bank 1* | V <sub>CC0</sub> Bank 1* | -          |
| V <sub>CC0</sub>      | 0    | P184  | V <sub>CC0</sub> Bank 0* | V <sub>CC0</sub> Bank 0* | -          |
| I, GCK3               | 0    | P185  | B8                       | C11                      | 127        |
| V <sub>CCINT</sub>    | -    | P186  | V <sub>CCINT</sub> *     | V <sub>CCINT</sub> *     | -          |
| I/O                   | 0    | -     | -                        | E11                      | 137        |
| I/O                   | 0    | P187  | A7                       | A10                      | 140        |
| I/O                   | 0    | -     | D8                       | B10                      | 143        |
| I/O                   | 0    | -     | -                        | F11                      | 146        |
| I/O                   | 0    | P188  | A6                       | C10                      | 152        |
| I/O, V <sub>REF</sub> | 0    | P189  | B7                       | A9                       | 155        |
| V <sub>CC0</sub>      | 0    | -     | V <sub>CC0</sub> Bank 0* | V <sub>CC0</sub> Bank 0* | -          |
| GND                   | -    | P190  | GND*                     | GND*                     | -          |
| I/O                   | 0    | P191  | C8                       | B9                       | 158        |
| I/O                   | 0    | P192  | D7                       | E10                      | 161        |
| I/O                   | 0    | -     | -                        | C9                       | 164        |
| I/O                   | 0    | -     | -                        | D10                      | 167        |
| I/O                   | 0    | P193  | E7                       | A8                       | 170        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 0    | -     | -                        | D9                       | 173        |
| I/O                   | 0    | -     | -                        | B8                       | 176        |
| I/O                   | 0    | -     | -                        | C8                       | 179        |
| I/O                   | 0    | P194  | C7                       | E9                       | 182        |
| I/O                   | 0    | P195  | B6                       | A7                       | 185        |
| V <sub>CCINT</sub>    | -    | P196  | V <sub>CCINT</sub> *     | V <sub>CCINT</sub> *     | -          |
| V <sub>CC0</sub>      | 0    | P197  | V <sub>CC0</sub> Bank 0* | V <sub>CC0</sub> Bank 0* | -          |

**XC2S200 Device Pinouts (Continued)**

| XC2S200 Pad Name      |      | PQ208 | FG256                    | FG456                    | Bndry Scan |
|-----------------------|------|-------|--------------------------|--------------------------|------------|
| Function              | Bank |       |                          |                          |            |
| GND                   | -    | P198  | GND*                     | GND*                     | -          |
| I/O                   | 0    | P199  | A5                       | B7                       | 188        |
| I/O, V <sub>REF</sub> | 0    | P200  | C6                       | E8                       | 191        |
| I/O                   | 0    | -     | -                        | D8                       | 197        |
| I/O                   | 0    | P201  | B5                       | C7                       | 200        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 0    | -     | D6                       | D7                       | 203        |
| I/O                   | 0    | -     | -                        | B6                       | 206        |
| I/O                   | 0    | -     | -                        | A5                       | 209        |
| I/O                   | 0    | P202  | A4                       | D6                       | 212        |
| I/O, V <sub>REF</sub> | 0    | P203  | B4                       | C6                       | 215        |
| V <sub>CCO</sub>      | 0    | -     | V <sub>CCO</sub> Bank 0* | V <sub>CCO</sub> Bank 0* | -          |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 0    | P204  | E6                       | B5                       | 218        |
| I/O                   | 0    | -     | D5                       | E7                       | 221        |
| I/O                   | 0    | -     | -                        | A4                       | 224        |
| I/O                   | 0    | -     | -                        | E6                       | 230        |
| I/O, V <sub>REF</sub> | 0    | P205  | A3                       | B4                       | 233        |
| GND                   | -    | -     | GND*                     | GND*                     | -          |
| I/O                   | 0    | -     | C5                       | A3                       | 236        |
| I/O                   | 0    | -     | -                        | B3                       | 239        |
| I/O                   | 0    | -     | -                        | D5                       | 242        |
| I/O                   | 0    | P206  | B3                       | C5                       | 248        |
| TCK                   | -    | P207  | C4                       | C4                       | -          |
| V <sub>CCO</sub>      | 0    | P208  | V <sub>CCO</sub> Bank 0* | V <sub>CCO</sub> Bank 0* | -          |
| V <sub>CCO</sub>      | 7    | P208  | V <sub>CCO</sub> Bank 7* | V <sub>CCO</sub> Bank 7* | -          |

04/18/01

**Notes:**

1. IRDY and TRDY can only be accessed when using Xilinx PCI cores.
2. Pads labelled GND\*, V<sub>CCINT</sub>\*, V<sub>CCO</sub> Bank 0\*, V<sub>CCO</sub> Bank 1\*, V<sub>CCO</sub> Bank 2\*, V<sub>CCO</sub> Bank 3\*, V<sub>CCO</sub> Bank 4\*, V<sub>CCO</sub> Bank 5\*, V<sub>CCO</sub> Bank 6\*, V<sub>CCO</sub> Bank 7\* are internally bonded to independent ground or power planes within the package.
3. See "[VCCO Banks](#)" for details on V<sub>CCO</sub> banking.

**Additional XC2S200 Package Pins**
**PQ208**

| Not Connected Pins |     |   |   |   |   |
|--------------------|-----|---|---|---|---|
| P55                | P56 | - | - | - | - |

11/02/00

**FG256**

| V <sub>CCINT</sub> Pins      |     |     |     |    |     |
|------------------------------|-----|-----|-----|----|-----|
| C3                           | C14 | D4  | D13 | E5 | E12 |
| M5                           | M12 | N4  | N13 | P3 | P14 |
| V <sub>CCO</sub> Bank 0 Pins |     |     |     |    |     |
| E8                           | F8  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 1 Pins |     |     |     |    |     |
| E9                           | F9  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 2 Pins |     |     |     |    |     |
| H11                          | H12 | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 3 Pins |     |     |     |    |     |
| J11                          | J12 | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 4 Pins |     |     |     |    |     |
| L9                           | M9  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 5 Pins |     |     |     |    |     |
| L8                           | M8  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 6 Pins |     |     |     |    |     |
| J5                           | J6  | -   | -   | -  | -   |
| V <sub>CCO</sub> Bank 7 Pins |     |     |     |    |     |
| H5                           | H6  | -   | -   | -  | -   |
| GND Pins                     |     |     |     |    |     |
| A1                           | A16 | B2  | B15 | F6 | F7  |
| F10                          | F11 | G6  | G7  | G8 | G9  |
| G10                          | G11 | H7  | H8  | H9 | H10 |
| J7                           | J8  | J9  | J10 | K6 | K7  |
| K8                           | K9  | K10 | K11 | L6 | L7  |
| L10                          | L11 | R2  | R15 | T1 | T16 |
| Not Connected Pins           |     |     |     |    |     |
| P4                           | R4  | -   | -   | -  | -   |